View in EDS PDF Full Text

Forwarding Path Limitation and Instruction Allocation for In-Order Processor with ALU Cascading.

Saved in:
Bibliographic Details
Title: Forwarding Path Limitation and Instruction Allocation for In-Order Processor with ALU Cascading.
Authors: Ryotaro Kobayashi1, ryo.kobayashi@cc.kogakuin.ac.jp, Anri Suzuki2, suzuki.anri@ppl.cs.tut.ac.jp, Hajime Shimada3, shimada@itc.nagoya-u.ac.jp
Source: Journal of Low Power Electronics & Applications; Dec2017, Vol. 7 Issue 4, p32, 15p
Database: Applied Science & Technology Source
FullText Links:
  – Type: pdflink
Text:
  Availability: 0
Header DbId: aci
DbLabel: Applied Science & Technology Source
An: 127067034
AccessLevel: 2
PubType: Academic Journal
PubTypeId: academicJournal
PreciseRelevancyScore: 0
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: Forwarding Path Limitation and Instruction Allocation for In-Order Processor with ALU Cascading.
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AU" term="%22Ryotaro+Kobayashi%22">Ryotaro Kobayashi</searchLink><relatesTo>1</relatesTo>, <i>ryo.kobayashi@cc.kogakuin.ac.jp</i><br /><searchLink fieldCode="AU" term="%22Anri+Suzuki%22">Anri Suzuki</searchLink><relatesTo>2</relatesTo>, <i>suzuki.anri@ppl.cs.tut.ac.jp</i><br /><searchLink fieldCode="AU" term="%22Hajime+Shimada%22">Hajime Shimada</searchLink><relatesTo>3</relatesTo>, <i>shimada@itc.nagoya-u.ac.jp</i>
– Name: TitleSource
  Label: Source
  Group: Src
  Data: <searchLink fieldCode="JN" term="%22Journal+of+Low+Power+Electronics+%26+Applications%22">Journal of Low Power Electronics & Applications</searchLink>; Dec2017, Vol. 7 Issue 4, p32, 15p
PLink https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=aci&AN=127067034
RecordInfo BibRecord:
  BibEntity:
    Identifiers:
      – Type: doi
        Value: 10.3390/jlpea7040032
    Languages:
      – Code: eng
        Text: English
    PhysicalDescription:
      Pagination:
        PageCount: 15
        StartPage: 32
    Titles:
      – TitleFull: Forwarding Path Limitation and Instruction Allocation for In-Order Processor with ALU Cascading.
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: Ryotaro Kobayashi
      – PersonEntity:
          Name:
            NameFull: Anri Suzuki
      – PersonEntity:
          Name:
            NameFull: Hajime Shimada
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 01
              M: 12
              Text: Dec2017
              Type: published
              Y: 2017
          Identifiers:
            – Type: issn-print
              Value: 20799268
          Numbering:
            – Type: volume
              Value: 7
            – Type: issue
              Value: 4
          Titles:
            – TitleFull: Journal of Low Power Electronics & Applications
              Type: main
ResultId 1