View in EDS

An Efficient, Low-Cost Routing Architecture for Spiking Neural Network Hardware Implementations.

Saved in:
Bibliographic Details
Title: An Efficient, Low-Cost Routing Architecture for Spiking Neural Network Hardware Implementations.
Authors: Luo, Yuling1, Wan, Lei1, Liu, Junxiu1, junxiu6@163.com, Harkin, Jim2, Cao, Yi3
Source: Neural Processing Letters; Dec2018, Vol. 48 Issue 3, p1777-1788, 12p
Database: Applied Science & Technology Source
FullText Text:
  Availability: 0
Header DbId: aci
DbLabel: Applied Science & Technology Source
An: 133243126
AccessLevel: 2
PubType: Academic Journal
PubTypeId: academicJournal
PreciseRelevancyScore: 0
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: An Efficient, Low-Cost Routing Architecture for Spiking Neural Network Hardware Implementations.
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AU" term="%22Luo%2C+Yuling%22">Luo, Yuling</searchLink><relatesTo>1</relatesTo><br /><searchLink fieldCode="AU" term="%22Wan%2C+Lei%22">Wan, Lei</searchLink><relatesTo>1</relatesTo><br /><searchLink fieldCode="AU" term="%22Liu%2C+Junxiu%22">Liu, Junxiu</searchLink><relatesTo>1</relatesTo>, <i>junxiu6@163.com</i><br /><searchLink fieldCode="AU" term="%22Harkin%2C+Jim%22">Harkin, Jim</searchLink><relatesTo>2</relatesTo><br /><searchLink fieldCode="AU" term="%22Cao%2C+Yi%22">Cao, Yi</searchLink><relatesTo>3</relatesTo>
– Name: TitleSource
  Label: Source
  Group: Src
  Data: <searchLink fieldCode="JN" term="%22Neural+Processing+Letters%22">Neural Processing Letters</searchLink>; Dec2018, Vol. 48 Issue 3, p1777-1788, 12p
PLink https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=aci&AN=133243126
RecordInfo BibRecord:
  BibEntity:
    Identifiers:
      – Type: doi
        Value: 10.1007/s11063-018-9797-5
    Languages:
      – Code: eng
        Text: English
    PhysicalDescription:
      Pagination:
        PageCount: 12
        StartPage: 1777
    Titles:
      – TitleFull: An Efficient, Low-Cost Routing Architecture for Spiking Neural Network Hardware Implementations.
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: Luo, Yuling
      – PersonEntity:
          Name:
            NameFull: Wan, Lei
      – PersonEntity:
          Name:
            NameFull: Liu, Junxiu
      – PersonEntity:
          Name:
            NameFull: Harkin, Jim
      – PersonEntity:
          Name:
            NameFull: Cao, Yi
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 01
              M: 12
              Text: Dec2018
              Type: published
              Y: 2018
          Identifiers:
            – Type: issn-print
              Value: 13704621
          Numbering:
            – Type: volume
              Value: 48
            – Type: issue
              Value: 3
          Titles:
            – TitleFull: Neural Processing Letters
              Type: main
ResultId 1