View in EDS

Custard: ASIC Workload-Aware Reliable Design for Multicore IoT Processors.

Saved in:
Bibliographic Details
Title: Custard: ASIC Workload-Aware Reliable Design for Multicore IoT Processors.
Authors: Lerner, Scott, Yilmaz, Isikcan, Taskin, Baris
Source: IEEE Transactions on Very Large Scale Integration (VLSI) Systems; Mar2019, Vol. 27 Issue 3, p700-710, 11p
Database: Applied Science & Technology Source
FullText Text:
  Availability: 0
Header DbId: aci
DbLabel: Applied Science & Technology Source
An: 134907849
AccessLevel: 2
PubType: Academic Journal
PubTypeId: academicJournal
PreciseRelevancyScore: 0
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: Custard: ASIC Workload-Aware Reliable Design for Multicore IoT Processors.
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AU" term="%22Lerner%2C+Scott%22">Lerner, Scott</searchLink><br /><searchLink fieldCode="AU" term="%22Yilmaz%2C+Isikcan%22">Yilmaz, Isikcan</searchLink><br /><searchLink fieldCode="AU" term="%22Taskin%2C+Baris%22">Taskin, Baris</searchLink>
– Name: TitleSource
  Label: Source
  Group: Src
  Data: <searchLink fieldCode="JN" term="%22IEEE+Transactions+on+Very+Large+Scale+Integration+%28VLSI%29+Systems%22">IEEE Transactions on Very Large Scale Integration (VLSI) Systems</searchLink>; Mar2019, Vol. 27 Issue 3, p700-710, 11p
PLink https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=aci&AN=134907849
RecordInfo BibRecord:
  BibEntity:
    Identifiers:
      – Type: doi
        Value: 10.1109/TVLSI.2018.2878664
    Languages:
      – Code: eng
        Text: English
    PhysicalDescription:
      Pagination:
        PageCount: 11
        StartPage: 700
    Titles:
      – TitleFull: Custard: ASIC Workload-Aware Reliable Design for Multicore IoT Processors.
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: Lerner, Scott
      – PersonEntity:
          Name:
            NameFull: Yilmaz, Isikcan
      – PersonEntity:
          Name:
            NameFull: Taskin, Baris
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 01
              M: 03
              Text: Mar2019
              Type: published
              Y: 2019
          Identifiers:
            – Type: issn-print
              Value: 10638210
          Numbering:
            – Type: volume
              Value: 27
            – Type: issue
              Value: 3
          Titles:
            – TitleFull: IEEE Transactions on Very Large Scale Integration (VLSI) Systems
              Type: main
ResultId 1