Text this: Evaluation of Dynamic Triple Modular Redundancy in an Interleaved-Multi-Threading RISC-V Core.