Evaluation of Dynamic Triple Modular Redundancy in an Interleaved-Multi-Threading RISC-V Core.
Saved in:
| Title: | Evaluation of Dynamic Triple Modular Redundancy in an Interleaved-Multi-Threading RISC-V Core. |
|---|---|
| Authors: | Barbirotta, Marcello1, marcello.barbirotta@uniroma1.it, Cheikh, Abdallah1, Mastrandrea, Antonio1, Menichelli, Francesco1, Ottavi, Marco2,3, Olivieri, Mauro1, marcello.barbirotta@uniroma1.it |
| Source: | Journal of Low Power Electronics & Applications; Mar2023, Vol. 13 Issue 1, p2, 13p |
| Database: | Applied Science & Technology Source |
|
Full text is not displayed to guests.
Login for full access.
|
|
Be the first to leave a comment!
