Graphene-based area efficient power planning architecture design methodology for nanomagnetic logic implementation.

Saved in:
Bibliographic Details
Title: Graphene-based area efficient power planning architecture design methodology for nanomagnetic logic implementation.
Authors: Sivasubramani, Santhosh1, Debroy, Sanghamitra1, Ghosh Acharyya, Swati2, Acharyya, Amit1, amit_acharyya@iith.ac.in
Source: Journal of Supercomputing; Dec2023, Vol. 79 Issue 18, p20961-20983, 23p
Database: Applied Science & Technology Source
Full text is not displayed to guests.
Be the first to leave a comment!
You must be logged in first