View in EDS HTML Full Text PDF Full Text

Design and Optimization of Double‐Tail Dynamic Latch CMOS Comparator With Modified Widlar Current Source.

Saved in:
Bibliographic Details
Title: Design and Optimization of Double‐Tail Dynamic Latch CMOS Comparator With Modified Widlar Current Source.
Authors: Singh, Tejender1,2, Tripathi, Suman Lata1,2, suman.21067@lpu.co.in, Bianchi, Domenico
Source: Journal of Electrical & Computer Engineering; 12/19/2024, Vol. 2024, p1-15, 15p
Database: Applied Science & Technology Source
Full text is not displayed to guests.
Description
ISSN:20900147
DOI:10.1155/jece/5040240