View in EDS HTML Full Text PDF Full Text

ASIC and FPGA Implementation of an Adaptive Convolutional Encoder and Viterbi Decoder.

Saved in:
Bibliographic Details
Title: ASIC and FPGA Implementation of an Adaptive Convolutional Encoder and Viterbi Decoder.
Authors: Kamath, Saksham1, f20190373@goa.bits-pilani.ac.in, Mundada, Rohit1, f20190343@goa.bits-pilani.ac.in, Gupta, Naveen1, naveeng@goa.bits-pilani.ac.in, Sharma, Varun2, varuns@mitsgwalior.in
Source: IETE Journal of Research; Mar2025, Vol. 71 Issue 3, p768-781, 14p
Database: Applied Science & Technology Source
Full text is not displayed to guests.
FullText Links:
  – Type: pdflink
Text:
  Availability: 1
Header DbId: aci
DbLabel: Applied Science & Technology Source
An: 184339653
AccessLevel: 2
PubType: Academic Journal
PubTypeId: academicJournal
PreciseRelevancyScore: 0
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: ASIC and FPGA Implementation of an Adaptive Convolutional Encoder and Viterbi Decoder.
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AU" term="%22Kamath%2C+Saksham%22">Kamath, Saksham</searchLink><relatesTo>1</relatesTo>, <i>f20190373@goa.bits-pilani.ac.in</i><br /><searchLink fieldCode="AU" term="%22Mundada%2C+Rohit%22">Mundada, Rohit</searchLink><relatesTo>1</relatesTo>, <i>f20190343@goa.bits-pilani.ac.in</i><br /><searchLink fieldCode="AU" term="%22Gupta%2C+Naveen%22">Gupta, Naveen</searchLink><relatesTo>1</relatesTo>, <i>naveeng@goa.bits-pilani.ac.in</i><br /><searchLink fieldCode="AU" term="%22Sharma%2C+Varun%22">Sharma, Varun</searchLink><relatesTo>2</relatesTo>, <i>varuns@mitsgwalior.in</i>
– Name: TitleSource
  Label: Source
  Group: Src
  Data: <searchLink fieldCode="JN" term="%22IETE+Journal+of+Research%22">IETE Journal of Research</searchLink>; Mar2025, Vol. 71 Issue 3, p768-781, 14p
PLink https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=aci&AN=184339653
RecordInfo BibRecord:
  BibEntity:
    Identifiers:
      – Type: doi
        Value: 10.1080/03772063.2024.2442035
    Languages:
      – Code: eng
        Text: English
    PhysicalDescription:
      Pagination:
        PageCount: 14
        StartPage: 768
    Titles:
      – TitleFull: ASIC and FPGA Implementation of an Adaptive Convolutional Encoder and Viterbi Decoder.
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: Kamath, Saksham
      – PersonEntity:
          Name:
            NameFull: Mundada, Rohit
      – PersonEntity:
          Name:
            NameFull: Gupta, Naveen
      – PersonEntity:
          Name:
            NameFull: Sharma, Varun
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 01
              M: 03
              Text: Mar2025
              Type: published
              Y: 2025
          Identifiers:
            – Type: issn-print
              Value: 03772063
          Numbering:
            – Type: volume
              Value: 71
            – Type: issue
              Value: 3
          Titles:
            – TitleFull: IETE Journal of Research
              Type: main
ResultId 1