High Clarity, Low Power: Achieving a 43× Speed Boost in Image Defogging Using FPGA Acceleration.
Saved in:
| Title: | High Clarity, Low Power: Achieving a 43× Speed Boost in Image Defogging Using FPGA Acceleration. |
|---|---|
| Authors: | Pham, Van Khoa1, khoapv@hcmute.edu.vn, Le, Trung Tin1, 2390707@student.hcmute.edu.vn |
| Source: | Engineering, Technology & Applied Science Research; Oct2025, Vol. 15 Issue 5, p26376-26382, 7p |
| Database: | Applied Science & Technology Source |
Be the first to leave a comment!
