Design of an Array Multiplier for Computation in Memory Architecture.
Saved in:
| Title: | Design of an Array Multiplier for Computation in Memory Architecture. |
|---|---|
| Authors: | Deepika, P.1,2, deepikaprabhakar@rvce.edu.in, Shylashree, N.1,2, shylashreen@rvce.edu.in |
| Source: | Engineering, Technology & Applied Science Research; Oct2025, Vol. 15 Issue 5, p27285-27292, 8p |
| Database: | Applied Science & Technology Source |
| ISSN: | 22414487 |
|---|---|
| DOI: | 10.48084/etasr.11806 |
