Implementation of Energy and EDP Efficient Full Adder Circuits for Computing Systems.
Saved in:
| Title: | Implementation of Energy and EDP Efficient Full Adder Circuits for Computing Systems. |
|---|---|
| Authors: | T., RAMASWAMY1, SUBBA RAO, S. P. V.1, SAKETH, A.1, GOUD, B. SATHWIK1, REDDY, K. VARSHITH1, GUNDALA, SRINIVASULU2, srinivasulugundala46@gmail.com |
| Source: | Journal of Active & Passive Electronic Devices; 2025, Vol. 19 Issue 2, p139-155, 17p |
| Database: | Applied Science & Technology Source |
| ISSN: | 15550281 |
|---|