Hardware efficient multiplier design for deep learning processing unit. - V., Jean Shilpa; R., Anitha; S., Anusooya; P. K., Jawahar; E., Nithesh; S., Sairamsiva; K., Syed Rahaman (International Journal of Electrical & Computer Engineering (2088-8708), 2025)