Optimizing VLSI Layouts through Genetic Algorithm: A Path to Automated Physical Design.

Saved in:
Bibliographic Details
Title: Optimizing VLSI Layouts through Genetic Algorithm: A Path to Automated Physical Design.
Authors: Gupta, Meenakshi1, meenakshigupta@mru.edu.in, Chauhan, Aryan Singh1, aryansinghchauhan000@gmail.com, Thakur, Niharika1, niharika@mru.edu.in, Chaudhary, Bhanu Pratap1, bhanu@edu.in, Aron, Harshil1, harshilaron27@gmail.com
Source: Grenze International Journal of Engineering & Technology (GIJET); Jan2026, Vol. 12 Issue Part2, p1314-1319, 6p
Database: Applied Science & Technology Source
FullText Links:
  – Type: pdflink
Text:
  Availability: 0
Header DbId: aci
DbLabel: Applied Science & Technology Source
An: 192272775
AccessLevel: 2
PubType: Academic Journal
PubTypeId: academicJournal
PreciseRelevancyScore: 0
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: Optimizing VLSI Layouts through Genetic Algorithm: A Path to Automated Physical Design.
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AU" term="%22Gupta%2C+Meenakshi%22">Gupta, Meenakshi</searchLink><relatesTo>1</relatesTo>, <i>meenakshigupta@mru.edu.in</i><br /><searchLink fieldCode="AU" term="%22Chauhan%2C+Aryan+Singh%22">Chauhan, Aryan Singh</searchLink><relatesTo>1</relatesTo>, <i>aryansinghchauhan000@gmail.com</i><br /><searchLink fieldCode="AU" term="%22Thakur%2C+Niharika%22">Thakur, Niharika</searchLink><relatesTo>1</relatesTo>, <i>niharika@mru.edu.in</i><br /><searchLink fieldCode="AU" term="%22Chaudhary%2C+Bhanu+Pratap%22">Chaudhary, Bhanu Pratap</searchLink><relatesTo>1</relatesTo>, <i>bhanu@edu.in</i><br /><searchLink fieldCode="AU" term="%22Aron%2C+Harshil%22">Aron, Harshil</searchLink><relatesTo>1</relatesTo>, <i>harshilaron27@gmail.com</i>
– Name: TitleSource
  Label: Source
  Group: Src
  Data: <searchLink fieldCode="JN" term="%22Grenze+International+Journal+of+Engineering+%26+Technology+%28GIJET%29%22">Grenze International Journal of Engineering & Technology (GIJET)</searchLink>; Jan2026, Vol. 12 Issue Part2, p1314-1319, 6p
PLink https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=aci&AN=192272775
RecordInfo BibRecord:
  BibEntity:
    Languages:
      – Code: eng
        Text: English
    PhysicalDescription:
      Pagination:
        PageCount: 6
        StartPage: 1314
    Titles:
      – TitleFull: Optimizing VLSI Layouts through Genetic Algorithm: A Path to Automated Physical Design.
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: Gupta, Meenakshi
      – PersonEntity:
          Name:
            NameFull: Chauhan, Aryan Singh
      – PersonEntity:
          Name:
            NameFull: Thakur, Niharika
      – PersonEntity:
          Name:
            NameFull: Chaudhary, Bhanu Pratap
      – PersonEntity:
          Name:
            NameFull: Aron, Harshil
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 15
              M: 01
              Text: Jan2026
              Type: published
              Y: 2026
          Identifiers:
            – Type: issn-print
              Value: 23955287
          Numbering:
            – Type: volume
              Value: 12
            – Type: issue
              Value: Part2
          Titles:
            – TitleFull: Grenze International Journal of Engineering & Technology (GIJET)
              Type: main
ResultId 1