Text this: Shared timing resources for multiple chiplet interfaces.