View in EDS

Secured CAD Back-End Flow for Power-Analysis- Resistant Cryptoprocessors.

Saved in:
Bibliographic Details
Title: Secured CAD Back-End Flow for Power-Analysis- Resistant Cryptoprocessors.
Authors: Guilley, Sylvain1, sylvain.guilley@enst.fr, Flament, Florent2, Hoogvorst, Philippe3, Pacalet, Renaud4, Mathieu, Yves5
Source: IEEE Design & Test of Computers; Nov/Dec2007, Vol. 24 Issue 6, p546-555, 9p
Database: Applied Science & Technology Source
FullText Text:
  Availability: 0
Header DbId: aci
DbLabel: Applied Science & Technology Source
An: 27653014
AccessLevel: 2
PubType: Academic Journal
PubTypeId: academicJournal
PreciseRelevancyScore: 0
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: Secured CAD Back-End Flow for Power-Analysis- Resistant Cryptoprocessors.
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AU" term="%22Guilley%2C+Sylvain%22">Guilley, Sylvain</searchLink><relatesTo>1</relatesTo>, <i>sylvain.guilley@enst.fr</i><br /><searchLink fieldCode="AU" term="%22Flament%2C+Florent%22">Flament, Florent</searchLink><relatesTo>2</relatesTo><br /><searchLink fieldCode="AU" term="%22Hoogvorst%2C+Philippe%22">Hoogvorst, Philippe</searchLink><relatesTo>3</relatesTo><br /><searchLink fieldCode="AU" term="%22Pacalet%2C+Renaud%22">Pacalet, Renaud</searchLink><relatesTo>4</relatesTo><br /><searchLink fieldCode="AU" term="%22Mathieu%2C+Yves%22">Mathieu, Yves</searchLink><relatesTo>5</relatesTo>
– Name: TitleSource
  Label: Source
  Group: Src
  Data: <searchLink fieldCode="JN" term="%22IEEE+Design+%26+Test+of+Computers%22">IEEE Design & Test of Computers</searchLink>; Nov/Dec2007, Vol. 24 Issue 6, p546-555, 9p
PLink https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=aci&AN=27653014
RecordInfo BibRecord:
  BibEntity:
    Identifiers:
      – Type: doi
        Value: 10.1109/MDT.2007.202
    Languages:
      – Code: eng
        Text: English
    PhysicalDescription:
      Pagination:
        PageCount: 9
        StartPage: 546
    Titles:
      – TitleFull: Secured CAD Back-End Flow for Power-Analysis- Resistant Cryptoprocessors.
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: Guilley, Sylvain
      – PersonEntity:
          Name:
            NameFull: Flament, Florent
      – PersonEntity:
          Name:
            NameFull: Hoogvorst, Philippe
      – PersonEntity:
          Name:
            NameFull: Pacalet, Renaud
      – PersonEntity:
          Name:
            NameFull: Mathieu, Yves
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 01
              M: 11
              Text: Nov/Dec2007
              Type: published
              Y: 2007
          Identifiers:
            – Type: issn-print
              Value: 07407475
          Numbering:
            – Type: volume
              Value: 24
            – Type: issue
              Value: 6
          Titles:
            – TitleFull: IEEE Design & Test of Computers
              Type: main
ResultId 1