Text this: Enhancing Timing-Driven FPGA Placement for Pipelined Netlists.