Fault-tolerance techniques for hybrid CMOS/nanoarchitecture. - Melouki, A.; Srivastava, S.; Al-Hashimi, B. M. (IET Computers & Digital Techniques, 2010)