Text this: Fault-tolerance techniques for hybrid CMOS/nanoarchitecture.