View in EDS

Performance analysis of multi-level parallelism: inter-node, intra-node and hardware accelerators.

Saved in:
Bibliographic Details
Title: Performance analysis of multi-level parallelism: inter-node, intra-node and hardware accelerators.
Authors: Hackenberg, Daniel1, Juckeland, Guido1, Brunst, Holger1
Source: Concurrency & Computation: Practice & Experience; Jan2012, Vol. 24 Issue 1, p62-72, 11p
Database: Applied Science & Technology Source
Be the first to leave a comment!
You must be logged in first