Project verification and construction of superchip tests at the RTL level.
Saved in:
| Title: | Project verification and construction of superchip tests at the RTL level. |
|---|---|
| Authors: | Zolotorevich, L.1 |
| Source: | Automation & Remote Control; Jan2013, Vol. 74 Issue 1, p113-122, 10p, 8 Diagrams, 5 Charts |
| Database: | Applied Science & Technology Source |
Be the first to leave a comment!
