Enabling Fast ASIP Design Space Exploration: An FPGA-Based Runtime Reconfigurable Prototyper.
Saved in:
| Title: | Enabling Fast ASIP Design Space Exploration: An FPGA-Based Runtime Reconfigurable Prototyper. |
|---|---|
| Authors: | Meloni, Paolo1, paolo.meloni@diee.unica.it, Pomata, Sebastiano1, Tuveri, Giuseppe1, Secchi, Simone1, Raffo, Luigi1, Lindwer, Menno2 |
| Source: | VLSI Design; Jan2012, p1-16, 16p |
| Database: | Applied Science & Technology Source |
Be the first to leave a comment!
