Text this: SiC‐based analytical model for gate‐stack dual metal nanowire FET with enhanced analog performance.