Heterogeneous Tapped Delay-Line Time-to-Digital Converter on Artix-7 FPGA.
Saved in:
| Title: | Heterogeneous Tapped Delay-Line Time-to-Digital Converter on Artix-7 FPGA. |
|---|---|
| Authors: | Chen, Riguang1,2 (AUTHOR), Chen, Ping1,2,3 (AUTHOR) chenping1@opt.ac.cn, Li, Kuinian1,3 (AUTHOR), Liu, Hulin1 (AUTHOR) |
| Source: | Sensors (14248220). May2025, Vol. 25 Issue 9, p2923. 15p. |
| Database: | Academic Search Ultimate |
|
Full text is not displayed to guests.
Login for full access.
|
|
Be the first to leave a comment!
