A comprehensive review on implementation analysis of 5-Stage pipelined RISC-V processor. - Vaishnavi, C. M.; Trupti, R.; Asuti, Manjunath G.; Munavalli, Jyoti R. (AIP Conference Proceedings, 2026)