View in EDS PDF Full Text

Performance Analysis of a Generic Modular Adder via RTL Programming and IP Modeling Techniques on FPGA.

Saved in:
Bibliographic Details
Title: Performance Analysis of a Generic Modular Adder via RTL Programming and IP Modeling Techniques on FPGA.
Authors: Gupta, Tukur1 tukur306@gmail.com, Verma, Gaurav1, Akhter, Shamim1
Source: Ingénierie des Systèmes d'Information. Oct2023, Vol. 28 Issue 5, p1255-1263. 9p.
Database: Business Source Ultimate
Description
ISSN:16331311
DOI:10.18280/isi.280514