Text this: Performance Analysis of a Generic Modular Adder via RTL Programming and IP Modeling Techniques on FPGA.