View in EDS PDF Full Text

Design and Simulation of 32-Bit RISC Architecture Based on MIPS using Verilog.

Saved in:
Bibliographic Details
Title: Design and Simulation of 32-Bit RISC Architecture Based on MIPS using Verilog.
Authors: Shinde, Vaishnavi1 vaishnavi0812shinde@gmail.com, Karpude, Zeba1 entc22_zeba.karpude@isbmcoe.org, Kolhe, Pooja1 kolhe.poojajit@gmail.com, Wadte, Alpesh1 alpeshwadte9@gmail.com
Source: International Scientific Journal of Engineering & Management. Mar2025, Vol. 4 Issue 3, p1-6. 6p.
Database: Business Source Ultimate
FullText Links:
  – Type: pdflink
Text:
  Availability: 0
Header DbId: bsu
DbLabel: Business Source Ultimate
An: 184897114
AccessLevel: 2
PubType: Academic Journal
PubTypeId: academicJournal
PreciseRelevancyScore: 0
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: Design and Simulation of 32-Bit RISC Architecture Based on MIPS using Verilog.
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AR" term="%22Shinde%2C+Vaishnavi%22">Shinde, Vaishnavi</searchLink><relatesTo>1</relatesTo><i> vaishnavi0812shinde@gmail.com</i><br /><searchLink fieldCode="AR" term="%22Karpude%2C+Zeba%22">Karpude, Zeba</searchLink><relatesTo>1</relatesTo><i> entc22_zeba.karpude@isbmcoe.org</i><br /><searchLink fieldCode="AR" term="%22Kolhe%2C+Pooja%22">Kolhe, Pooja</searchLink><relatesTo>1</relatesTo><i> kolhe.poojajit@gmail.com</i><br /><searchLink fieldCode="AR" term="%22Wadte%2C+Alpesh%22">Wadte, Alpesh</searchLink><relatesTo>1</relatesTo><i> alpeshwadte9@gmail.com</i>
– Name: TitleSource
  Label: Source
  Group: Src
  Data: <searchLink fieldCode="JN" term="%22International+Scientific+Journal+of+Engineering+%26+Management%22">International Scientific Journal of Engineering & Management</searchLink>. Mar2025, Vol. 4 Issue 3, p1-6. 6p.
PLink https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=bsu&AN=184897114
RecordInfo BibRecord:
  BibEntity:
    Identifiers:
      – Type: doi
        Value: 10.55041/ISJEM02553
    Languages:
      – Code: eng
        Text: English
    PhysicalDescription:
      Pagination:
        PageCount: 6
        StartPage: 1
    Titles:
      – TitleFull: Design and Simulation of 32-Bit RISC Architecture Based on MIPS using Verilog.
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: Shinde, Vaishnavi
      – PersonEntity:
          Name:
            NameFull: Karpude, Zeba
      – PersonEntity:
          Name:
            NameFull: Kolhe, Pooja
      – PersonEntity:
          Name:
            NameFull: Wadte, Alpesh
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 01
              M: 03
              Text: Mar2025
              Type: published
              Y: 2025
          Identifiers:
            – Type: issn-print
              Value: 25836129
          Numbering:
            – Type: volume
              Value: 4
            – Type: issue
              Value: 3
          Titles:
            – TitleFull: International Scientific Journal of Engineering & Management
              Type: main
ResultId 1