Enhanced Self-Test and Fault Localization in VLSI Circuit Using a 32-bit LFSR.

Saved in:
Bibliographic Details
Title: Enhanced Self-Test and Fault Localization in VLSI Circuit Using a 32-bit LFSR.
Authors: Saradhi, Pardha1, Serina, M. Tiny1, Sravya, K. Sai1, Pavithra, M.1, Ankitha, P.1
Source: International Scientific Journal of Engineering & Management. Apr2025, Vol. 4 Issue 4, p1-6. 6p.
Database: Business Source Ultimate
FullText Links:
  – Type: pdflink
Text:
  Availability: 0
Header DbId: bsu
DbLabel: Business Source Ultimate
An: 185147155
AccessLevel: 2
PubType: Academic Journal
PubTypeId: academicJournal
PreciseRelevancyScore: 0
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: Enhanced Self-Test and Fault Localization in VLSI Circuit Using a 32-bit LFSR.
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AR" term="%22Saradhi%2C+Pardha%22">Saradhi, Pardha</searchLink><relatesTo>1</relatesTo><br /><searchLink fieldCode="AR" term="%22Serina%2C+M%2E+Tiny%22">Serina, M. Tiny</searchLink><relatesTo>1</relatesTo><br /><searchLink fieldCode="AR" term="%22Sravya%2C+K%2E+Sai%22">Sravya, K. Sai</searchLink><relatesTo>1</relatesTo><br /><searchLink fieldCode="AR" term="%22Pavithra%2C+M%2E%22">Pavithra, M.</searchLink><relatesTo>1</relatesTo><br /><searchLink fieldCode="AR" term="%22Ankitha%2C+P%2E%22">Ankitha, P.</searchLink><relatesTo>1</relatesTo>
– Name: TitleSource
  Label: Source
  Group: Src
  Data: <searchLink fieldCode="JN" term="%22International+Scientific+Journal+of+Engineering+%26+Management%22">International Scientific Journal of Engineering & Management</searchLink>. Apr2025, Vol. 4 Issue 4, p1-6. 6p.
PLink https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=bsu&AN=185147155
RecordInfo BibRecord:
  BibEntity:
    Identifiers:
      – Type: doi
        Value: 10.55041/ISJEM02744
    Languages:
      – Code: eng
        Text: English
    PhysicalDescription:
      Pagination:
        PageCount: 6
        StartPage: 1
    Titles:
      – TitleFull: Enhanced Self-Test and Fault Localization in VLSI Circuit Using a 32-bit LFSR.
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: Saradhi, Pardha
      – PersonEntity:
          Name:
            NameFull: Serina, M. Tiny
      – PersonEntity:
          Name:
            NameFull: Sravya, K. Sai
      – PersonEntity:
          Name:
            NameFull: Pavithra, M.
      – PersonEntity:
          Name:
            NameFull: Ankitha, P.
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 01
              M: 04
              Text: Apr2025
              Type: published
              Y: 2025
          Identifiers:
            – Type: issn-print
              Value: 25836129
          Numbering:
            – Type: volume
              Value: 4
            – Type: issue
              Value: 4
          Titles:
            – TitleFull: International Scientific Journal of Engineering & Management
              Type: main
ResultId 1