[formula omitted]RVFormal: Formal verification of RISC-V processor Chisel designs. - Shen, Shidong; Chen, Shijie; Liu, Yicheng; Zhang, Lijun; Song, Fu; Wu, Zhilin (Journal of Systems Architecture, 2026)