Text this: Extracting Data-Level Parallelism in High-Level Synthesis for Reconfigurable Architectures