Soft Core Processor Generated Based on the Machine Code of the Application.
Saved in:
| Title: | Soft Core Processor Generated Based on the Machine Code of the Application. |
|---|---|
| Authors: | Ziebinski, Adam1, Swierc, Stanwlaw1 |
| Source: | Journal of Circuits, Systems & Computers. Apr2016, Vol. 25 Issue 4, p1. 14p. |
| Subjects: | Machine learning, Coding theory, Application software, Energy consumption, Computer input-output equipment |
| Abstract: | Currently embedded system designs aim to improve areas such as speed, energy efficiency and the cost of an application. Application-specific instruction set extensions on reconfigurable hardware provide such opportunities. The article presents a new approach for generating soft core processors that are optimized for specific tasks. In this work, we describe an automatic method for selecting custom instructions for generating software core processors that are based on the machine code of the application program. As the result, a soft core processor will contain the logic that is absolutely necessary. This solution requires fewer gates to be synthesized in the field programmable gate arrays (FPGA) and has a potential to increase the speed of the information processing that is performed by the system in the target FPGA. Experiments have confirmed the correct operation of the method that was used. After the reduction mechanism was enabled, the total number of slices blocks that were occupied decreased to 47% of its initial value in the best case for the Xilinx Spartan3 (xc3s200) and the maximum frequency increased approximately 44% in the best case for Xilinx Spartan6 (xc6slx4). [ABSTRACT FROM AUTHOR] |
| Copyright of Journal of Circuits, Systems & Computers is the property of World Scientific Publishing Company and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.) | |
| Database: | Engineering Source |
| FullText | Text: Availability: 0 |
|---|---|
| Header | DbId: egs DbLabel: Engineering Source An: 112684856 AccessLevel: 6 PubType: Academic Journal PubTypeId: academicJournal PreciseRelevancyScore: 0 |
| IllustrationInfo | |
| Items | – Name: Title Label: Title Group: Ti Data: Soft Core Processor Generated Based on the Machine Code of the Application. – Name: Author Label: Authors Group: Au Data: <searchLink fieldCode="AR" term="%22Ziebinski%2C+Adam%22">Ziebinski, Adam</searchLink><relatesTo>1</relatesTo><br /><searchLink fieldCode="AR" term="%22Swierc%2C+Stanwlaw%22">Swierc, Stanwlaw</searchLink><relatesTo>1</relatesTo> – Name: TitleSource Label: Source Group: Src Data: <searchLink fieldCode="JN" term="%22Journal+of+Circuits%2C+Systems+%26+Computers%22">Journal of Circuits, Systems & Computers</searchLink>. Apr2016, Vol. 25 Issue 4, p1. 14p. – Name: Subject Label: Subjects Group: Su Data: <searchLink fieldCode="DE" term="%22Machine+learning%22">Machine learning</searchLink><br /><searchLink fieldCode="DE" term="%22Coding+theory%22">Coding theory</searchLink><br /><searchLink fieldCode="DE" term="%22Application+software%22">Application software</searchLink><br /><searchLink fieldCode="DE" term="%22Energy+consumption%22">Energy consumption</searchLink><br /><searchLink fieldCode="DE" term="%22Computer+input-output+equipment%22">Computer input-output equipment</searchLink> – Name: Abstract Label: Abstract Group: Ab Data: Currently embedded system designs aim to improve areas such as speed, energy efficiency and the cost of an application. Application-specific instruction set extensions on reconfigurable hardware provide such opportunities. The article presents a new approach for generating soft core processors that are optimized for specific tasks. In this work, we describe an automatic method for selecting custom instructions for generating software core processors that are based on the machine code of the application program. As the result, a soft core processor will contain the logic that is absolutely necessary. This solution requires fewer gates to be synthesized in the field programmable gate arrays (FPGA) and has a potential to increase the speed of the information processing that is performed by the system in the target FPGA. Experiments have confirmed the correct operation of the method that was used. After the reduction mechanism was enabled, the total number of slices blocks that were occupied decreased to 47% of its initial value in the best case for the Xilinx Spartan3 (xc3s200) and the maximum frequency increased approximately 44% in the best case for Xilinx Spartan6 (xc6slx4). [ABSTRACT FROM AUTHOR] – Name: AbstractSuppliedCopyright Label: Group: Ab Data: <i>Copyright of Journal of Circuits, Systems & Computers is the property of World Scientific Publishing Company and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract.</i> (Copyright applies to all Abstracts.) |
| PLink | https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=egs&AN=112684856 |
| RecordInfo | BibRecord: BibEntity: Identifiers: – Type: doi Value: 10.1142/S0218126616500298 Languages: – Code: eng Text: English PhysicalDescription: Pagination: PageCount: 14 StartPage: 1 Subjects: – SubjectFull: Machine learning Type: general – SubjectFull: Coding theory Type: general – SubjectFull: Application software Type: general – SubjectFull: Energy consumption Type: general – SubjectFull: Computer input-output equipment Type: general Titles: – TitleFull: Soft Core Processor Generated Based on the Machine Code of the Application. Type: main BibRelationships: HasContributorRelationships: – PersonEntity: Name: NameFull: Ziebinski, Adam – PersonEntity: Name: NameFull: Swierc, Stanwlaw IsPartOfRelationships: – BibEntity: Dates: – D: 01 M: 04 Text: Apr2016 Type: published Y: 2016 Identifiers: – Type: issn-print Value: 02181266 Numbering: – Type: volume Value: 25 – Type: issue Value: 4 Titles: – TitleFull: Journal of Circuits, Systems & Computers Type: main |
| ResultId | 1 |