Bibliographic Details
| Title: |
Fast clock scheduling and an application to clock tree synthesis. |
| Authors: |
Ewetz, Rickard1 rewetz@purdue.edu, Koh, Cheng-Kok1 chengkok@purdue.edu |
| Source: |
Integration: The VLSI Journal. Jan2017, Vol. 56, p115-127. 13p. |
| Subjects: |
Clock distribution networks, Low voltage integrated circuits, Topology, Electrical engineering, Robust control, Computer science |
| Abstract: |
Clock networks are required to be constructed with adequate safety margins in the skew constraints to operate correctly even under the influence of variations. In this work, a scalable clock scheduler is developed to drive a synthesis framework that constructs useful skew clock trees with large safety margins that are tailored to the tree topology. Sequential elements are clustered early in the topology, if it is impossible provide adequate robustness to variations using only safety margins. Compared to earlier studies, the proposed framework performs the clock scheduling one to two orders of magnitude faster and improves yield and capacitive cost on several synthesized circuits. [ABSTRACT FROM AUTHOR] |
|
Copyright of Integration: The VLSI Journal is the property of Elsevier B.V. and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.) |
| Database: |
Engineering Source |
