Optimized designs of reversible arithmetic logic unit.
Saved in:
| Title: | Optimized designs of reversible arithmetic logic unit. |
|---|---|
| Authors: | BOLHASSANI, Ali1, HAGHPARAST, Majid2 haghparast@iausr.ac.ir |
| Source: | Turkish Journal of Electrical Engineering & Computer Sciences. 2017, Vol. 25 Issue 2, p1137-1146. 10p. |
| Subjects: | Computer arithmetic & logic units, Reversible computing, Very large scale circuit integration, Cellular automata, Quantum gates, Quantum computers |
| Abstract: | Reversible logic has emerged as a promising paradigm in various domains, such as low power VLSI design, quantum cellular automata, and nanotechnology-based systems. The arithmetic logic unit (ALU) is one of the main components of any central processing unit. In this paper we propose two new reversible ALUs using elementary quantum gates, with more functions compared to the existing designs. The results show that the proposed designs are better than the existing counterparts in terms of cost-metrics and the number of functions generated. The proposed reversible ALUs can be used in the implementation of quantum computers. All the designs are with nanometric scales. [ABSTRACT FROM AUTHOR] |
| Copyright of Turkish Journal of Electrical Engineering & Computer Sciences is the property of Scientific and Technical Research Council of Turkey and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.) | |
| Database: | Engineering Source |
| FullText | Links: – Type: pdflink Text: Availability: 0 |
|---|---|
| Header | DbId: egs DbLabel: Engineering Source An: 122753354 AccessLevel: 6 PubType: Academic Journal PubTypeId: academicJournal PreciseRelevancyScore: 0 |
| IllustrationInfo | |
| Items | – Name: Title Label: Title Group: Ti Data: Optimized designs of reversible arithmetic logic unit. – Name: Author Label: Authors Group: Au Data: <searchLink fieldCode="AR" term="%22BOLHASSANI%2C+Ali%22">BOLHASSANI, Ali</searchLink><relatesTo>1</relatesTo><br /><searchLink fieldCode="AR" term="%22HAGHPARAST%2C+Majid%22">HAGHPARAST, Majid</searchLink><relatesTo>2</relatesTo><i> haghparast@iausr.ac.ir</i> – Name: TitleSource Label: Source Group: Src Data: <searchLink fieldCode="JN" term="%22Turkish+Journal+of+Electrical+Engineering+%26+Computer+Sciences%22">Turkish Journal of Electrical Engineering & Computer Sciences</searchLink>. 2017, Vol. 25 Issue 2, p1137-1146. 10p. – Name: Subject Label: Subjects Group: Su Data: <searchLink fieldCode="DE" term="%22Computer+arithmetic+%26+logic+units%22">Computer arithmetic & logic units</searchLink><br /><searchLink fieldCode="DE" term="%22Reversible+computing%22">Reversible computing</searchLink><br /><searchLink fieldCode="DE" term="%22Very+large+scale+circuit+integration%22">Very large scale circuit integration</searchLink><br /><searchLink fieldCode="DE" term="%22Cellular+automata%22">Cellular automata</searchLink><br /><searchLink fieldCode="DE" term="%22Quantum+gates%22">Quantum gates</searchLink><br /><searchLink fieldCode="DE" term="%22Quantum+computers%22">Quantum computers</searchLink> – Name: Abstract Label: Abstract Group: Ab Data: Reversible logic has emerged as a promising paradigm in various domains, such as low power VLSI design, quantum cellular automata, and nanotechnology-based systems. The arithmetic logic unit (ALU) is one of the main components of any central processing unit. In this paper we propose two new reversible ALUs using elementary quantum gates, with more functions compared to the existing designs. The results show that the proposed designs are better than the existing counterparts in terms of cost-metrics and the number of functions generated. The proposed reversible ALUs can be used in the implementation of quantum computers. All the designs are with nanometric scales. [ABSTRACT FROM AUTHOR] – Name: AbstractSuppliedCopyright Label: Group: Ab Data: <i>Copyright of Turkish Journal of Electrical Engineering & Computer Sciences is the property of Scientific and Technical Research Council of Turkey and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract.</i> (Copyright applies to all Abstracts.) |
| PLink | https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=egs&AN=122753354 |
| RecordInfo | BibRecord: BibEntity: Identifiers: – Type: doi Value: 10.3906/elk-1505-223 Languages: – Code: eng Text: English PhysicalDescription: Pagination: PageCount: 10 StartPage: 1137 Subjects: – SubjectFull: Computer arithmetic & logic units Type: general – SubjectFull: Reversible computing Type: general – SubjectFull: Very large scale circuit integration Type: general – SubjectFull: Cellular automata Type: general – SubjectFull: Quantum gates Type: general – SubjectFull: Quantum computers Type: general Titles: – TitleFull: Optimized designs of reversible arithmetic logic unit. Type: main BibRelationships: HasContributorRelationships: – PersonEntity: Name: NameFull: BOLHASSANI, Ali – PersonEntity: Name: NameFull: HAGHPARAST, Majid IsPartOfRelationships: – BibEntity: Dates: – D: 01 M: 03 Text: 2017 Type: published Y: 2017 Identifiers: – Type: issn-print Value: 13000632 Numbering: – Type: volume Value: 25 – Type: issue Value: 2 Titles: – TitleFull: Turkish Journal of Electrical Engineering & Computer Sciences Type: main |
| ResultId | 1 |
