Bibliographic Details
| Title: |
Efficient Software Packet Processing on Heterogeneous and Asymmetric Hardware Architectures. |
| Authors: |
Papadogiannaki, Eva1, Koromilas, Lazaros1, Vasiliadis, Giorgos2, Ioannidis, Sotiris1 |
| Source: |
IEEE/ACM Transactions on Networking. Jun2017, Vol. 25 Issue 3, p1593-1606. 14p. |
| Subjects: |
Computer software packaging, Motherboards, Graphics processing units |
| Abstract: |
Heterogeneous and asymmetric computing systems are composed by a set of different processing units, each with its own unique performance and energy characteristics. Still, the majority of current network packet processing frameworks targets only a single device (the CPU or some accelerator), leaving the rest processing resources unused and idle. In this paper, we propose an adaptive scheduling approach that supports the heterogeneous and asymmetric hardware, tailored for network packet processing applications. Our scheduler is able to respond quickly to dynamic performance fluctuations that occur at real time, such as traffic bursts, application overloads, and system changes. The experimental results show that our system is able to match the peak throughput of a diverse set of packet processing applications, while consuming up to $3.5\times$ less energy. [ABSTRACT FROM AUTHOR] |
|
Copyright of IEEE/ACM Transactions on Networking is the property of IEEE and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.) |
| Database: |
Engineering Source |
