View in EDS HTML Full Text PDF Full Text

Modified Binary Multiplier Architecture to Achieve Reduced Latency and Hardware Utilization.

Saved in:
Bibliographic Details
Title: Modified Binary Multiplier Architecture to Achieve Reduced Latency and Hardware Utilization.
Authors: Tomar, Geetam Singh1, George, Marcus Lloyde2
Source: Wireless Personal Communications. Feb2018, Vol. 98 Issue 4, p3549-3561. 13p.
Subjects: Computer network architectures, Computer arithmetic & logic units, Multiplying circuits, Field programmable gate arrays, CMOS integrated circuits
Abstract: Arithmetic Logic Units (ALUs) are very important components of the processor, which performs various arithmetic and logical operations such as multiplication, division, addition, subtraction, cubing, squaring, etc. Of these all operations, multiplication is most elementary and most frequently used operation in the ALUs. The operation of multiplication also forms the basis of many other complex arithmetic operations such as cubing, squaring, convolution, etc. This paper presents the modified novel multi-precision binary multiplier architecture to achieve a reduced latency/delay and area/hardware utilization along with existing implementations of binary multiplication. This system will function as second stage of the of a novel multi-precision binary multiplier system. The system was implemented using Xilinx 14.2 ISE and simulated with ISIM which was available from Xilinx 14.2 ISE. The results of simulation indicate that the latency of the proposed novel binary multiplier systems (8-bit, 16-bit and 24-bit) with significantly shorter than existing implementations. [ABSTRACT FROM AUTHOR]
Copyright of Wireless Personal Communications is the property of Springer Nature and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Database: Engineering Source
Full text is not displayed to guests.
FullText Links:
  – Type: pdflink
Text:
  Availability: 1
Header DbId: egs
DbLabel: Engineering Source
An: 127990255
AccessLevel: 6
PubType: Academic Journal
PubTypeId: academicJournal
PreciseRelevancyScore: 0
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: Modified Binary Multiplier Architecture to Achieve Reduced Latency and Hardware Utilization.
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AR" term="%22Tomar%2C+Geetam+Singh%22">Tomar, Geetam Singh</searchLink><relatesTo>1</relatesTo><br /><searchLink fieldCode="AR" term="%22George%2C+Marcus+Lloyde%22">George, Marcus Lloyde</searchLink><relatesTo>2</relatesTo>
– Name: TitleSource
  Label: Source
  Group: Src
  Data: <searchLink fieldCode="JN" term="%22Wireless+Personal+Communications%22">Wireless Personal Communications</searchLink>. Feb2018, Vol. 98 Issue 4, p3549-3561. 13p.
– Name: Subject
  Label: Subjects
  Group: Su
  Data: <searchLink fieldCode="DE" term="%22Computer+network+architectures%22">Computer network architectures</searchLink><br /><searchLink fieldCode="DE" term="%22Computer+arithmetic+%26+logic+units%22">Computer arithmetic & logic units</searchLink><br /><searchLink fieldCode="DE" term="%22Multiplying+circuits%22">Multiplying circuits</searchLink><br /><searchLink fieldCode="DE" term="%22Field+programmable+gate+arrays%22">Field programmable gate arrays</searchLink><br /><searchLink fieldCode="DE" term="%22CMOS+integrated+circuits%22">CMOS integrated circuits</searchLink>
– Name: Abstract
  Label: Abstract
  Group: Ab
  Data: Arithmetic Logic Units (ALUs) are very important components of the processor, which performs various arithmetic and logical operations such as multiplication, division, addition, subtraction, cubing, squaring, etc. Of these all operations, multiplication is most elementary and most frequently used operation in the ALUs. The operation of multiplication also forms the basis of many other complex arithmetic operations such as cubing, squaring, convolution, etc. This paper presents the modified novel multi-precision binary multiplier architecture to achieve a reduced latency/delay and area/hardware utilization along with existing implementations of binary multiplication. This system will function as second stage of the of a novel multi-precision binary multiplier system. The system was implemented using Xilinx 14.2 ISE and simulated with ISIM which was available from Xilinx 14.2 ISE. The results of simulation indicate that the latency of the proposed novel binary multiplier systems (8-bit, 16-bit and 24-bit) with significantly shorter than existing implementations. [ABSTRACT FROM AUTHOR]
– Name: AbstractSuppliedCopyright
  Label:
  Group: Ab
  Data: <i>Copyright of Wireless Personal Communications is the property of Springer Nature and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract.</i> (Copyright applies to all Abstracts.)
PLink https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=egs&AN=127990255
RecordInfo BibRecord:
  BibEntity:
    Identifiers:
      – Type: doi
        Value: 10.1007/s11277-017-5028-z
    Languages:
      – Code: eng
        Text: English
    PhysicalDescription:
      Pagination:
        PageCount: 13
        StartPage: 3549
    Subjects:
      – SubjectFull: Computer network architectures
        Type: general
      – SubjectFull: Computer arithmetic & logic units
        Type: general
      – SubjectFull: Multiplying circuits
        Type: general
      – SubjectFull: Field programmable gate arrays
        Type: general
      – SubjectFull: CMOS integrated circuits
        Type: general
    Titles:
      – TitleFull: Modified Binary Multiplier Architecture to Achieve Reduced Latency and Hardware Utilization.
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: Tomar, Geetam Singh
      – PersonEntity:
          Name:
            NameFull: George, Marcus Lloyde
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 15
              M: 02
              Text: Feb2018
              Type: published
              Y: 2018
          Identifiers:
            – Type: issn-print
              Value: 09296212
          Numbering:
            – Type: volume
              Value: 98
            – Type: issue
              Value: 4
          Titles:
            – TitleFull: Wireless Personal Communications
              Type: main
ResultId 1