A 9-bit 215 MS/s Folding-Flash Time-to-Digital Converter Based on Redundant Remainder Number System in 45-nm CMOS.
Saved in:
| Title: | A 9-bit 215 MS/s Folding-Flash Time-to-Digital Converter Based on Redundant Remainder Number System in 45-nm CMOS. |
|---|---|
| Authors: | Wu, Bo1, Zhu, Shuang2, Zhou, Yuan3, Chiu, Yun4 |
| Source: | IEEE Journal of Solid-State Circuits. Mar2018, Vol. 53 Issue 3, p839-849. 11p. |
| Subjects: | Time-digital conversion, Digital counters, Time measurements, Quantization (Physics), Quantum theory |
| Abstract: | The first folding-flash time-to-digital converter (TDC) based on the remainder number system (RNS) is reported. In this paper, fine quantization of an input time interval is performed directly with dual free-running ring oscillators without additional circuitry to record the coarse bits. The RNS architecture reduces hardware complexity significantly without speed impairment relative to the full flash counterpart employing delay chains. As a proof-of-concept design, 490 quantization levels using only 84 delay stages achieve a sample rate of 215 MS/s and an LSB size of 9.4 ps. Without trimming or calibration, the measured differential nonlinearity and integral nonlinearity of the RNS TDC prototype are +0.53/−0.57 and +1.1/−1.1 LSBs, respectively. [ABSTRACT FROM AUTHOR] |
| Copyright of IEEE Journal of Solid-State Circuits is the property of IEEE and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.) | |
| Database: | Engineering Source |
Be the first to leave a comment!
