Bibliographic Details
| Title: |
Multiple-Core PLC CPU Implementation and Programming. |
| Authors: |
Milik, Adam1 adam.milik@polsl.pl |
| Source: |
Journal of Circuits, Systems & Computers. Sep2018, Vol. 27 Issue 10, pN.PAG-N.PAG. 30p. |
| Subjects: |
Computer programming, Field programmable gate arrays, Computer software, Programming languages, Synchronization |
| Abstract: |
The paper presents a complete approach to the multithreaded execution of a control program prepared according to IEC61131-3 standard. The program is mapped to a dedicated multiple-core CPU unit. The CPU consists of multiple independent bit and word CPUs. The computation synchronization mechanism is based on memory cells with semaphored access, which enable hardware-level synchronization. The paper presents in detail the architecture, results of implementation and the achieved performance. The custom-developed compiler translates standard programming languages into a multithreaded executable form. It utilizes an original intermediate data flow graph to optimize and recognize program parallelisms. The program is automatically partitioned and mapped to the available computing resources. The paper is concluded with a performance comparison of program executions using the standard single-threaded and proposed approaches. [ABSTRACT FROM AUTHOR] |
|
Copyright of Journal of Circuits, Systems & Computers is the property of World Scientific Publishing Company and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.) |
| Database: |
Engineering Source |
