RMSRM: real-time monitoring-based self-reconfiguration mechanism in reconfigurable PE array.

Saved in:
Bibliographic Details
Title: RMSRM: real-time monitoring-based self-reconfiguration mechanism in reconfigurable PE array.
Authors: Yang, Kun1,2 (AUTHOR), Jiang, Lin2 (AUTHOR) jianglin@xust.edu.cn, Shan, Rui3 (AUTHOR), Li, Kangle1,2 (AUTHOR), Cui, Xinyue3 (AUTHOR)
Source: Journal of Supercomputing. Mar2024, Vol. 80 Issue 5, p7071-7101. 31p.
Subjects: Programmable controllers, Client/server computing equipment, Array processing, Energy consumption, Logic circuits
Abstract: Modern applications need to flexibly adjust the processing process according to the different environments and real-time processing, thus putting forward higher requirements for the reconfiguration performance of coarse-grained reconfigurable architecture (CGRA). Traditional dynamic reconfiguration requires constant configuration of the processor by the host computer. Still, this reconfiguration method severely restricts switching different tasks, making it difficult to achieve dynamic real-time reconfiguration and limiting performance improvement. This paper presents a real-time monitoring-based self-reconfiguration mechanism (RMSRM) based on the implementation of CGRA. This mechanism improves the reconfiguration performance by monitoring the execution process of the array in real-time through a programmable controller on the basis of the homogeneous processing element (PE) array and dynamic scheduling of PE array resources according to different application requirements. The proposed RMSRM is capable of feeding array execution state information to the programmable controller within 1 clock cycle, switching configurations between different tasks within 10 clock cycles, and shutting down the unnecessary PE/PEs according to the current configuration. To verify the correctness and efficiency, we model hardware with synthesizable RTL coding and implement it on FPGA and a chip. The experimental results show that RMSRM can effectively reduce the reconfiguration overhead compared with traditional reconfiguration methods. The volume of bits in the configuration file has decreased by an average of 39.37%, and the reconfiguration time has decreased by an average of 43.57%. Based on the SMIC 55nm process, the operating frequency can reach 320 MHz. Meanwhile, the resource consumption is 80506 logic gates, the chip area is 12 mm 2 , and the energy efficiency is 312 GOPS/W. [ABSTRACT FROM AUTHOR]
Copyright of Journal of Supercomputing is the property of Springer Nature and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Database: Engineering Source
Full text is not displayed to guests.
FullText Links:
  – Type: pdflink
Text:
  Availability: 1
Header DbId: egs
DbLabel: Engineering Source
An: 176005184
AccessLevel: 6
PubType: Academic Journal
PubTypeId: academicJournal
PreciseRelevancyScore: 0
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: RMSRM: real-time monitoring-based self-reconfiguration mechanism in reconfigurable PE array.
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AR" term="%22Yang%2C+Kun%22">Yang, Kun</searchLink><relatesTo>1,2</relatesTo> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Jiang%2C+Lin%22">Jiang, Lin</searchLink><relatesTo>2</relatesTo> (AUTHOR)<i> jianglin@xust.edu.cn</i><br /><searchLink fieldCode="AR" term="%22Shan%2C+Rui%22">Shan, Rui</searchLink><relatesTo>3</relatesTo> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Li%2C+Kangle%22">Li, Kangle</searchLink><relatesTo>1,2</relatesTo> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Cui%2C+Xinyue%22">Cui, Xinyue</searchLink><relatesTo>3</relatesTo> (AUTHOR)
– Name: TitleSource
  Label: Source
  Group: Src
  Data: <searchLink fieldCode="JN" term="%22Journal+of+Supercomputing%22">Journal of Supercomputing</searchLink>. Mar2024, Vol. 80 Issue 5, p7071-7101. 31p.
– Name: Subject
  Label: Subjects
  Group: Su
  Data: <searchLink fieldCode="DE" term="%22Programmable+controllers%22">Programmable controllers</searchLink><br /><searchLink fieldCode="DE" term="%22Client%2Fserver+computing+equipment%22">Client/server computing equipment</searchLink><br /><searchLink fieldCode="DE" term="%22Array+processing%22">Array processing</searchLink><br /><searchLink fieldCode="DE" term="%22Energy+consumption%22">Energy consumption</searchLink><br /><searchLink fieldCode="DE" term="%22Logic+circuits%22">Logic circuits</searchLink>
– Name: Abstract
  Label: Abstract
  Group: Ab
  Data: Modern applications need to flexibly adjust the processing process according to the different environments and real-time processing, thus putting forward higher requirements for the reconfiguration performance of coarse-grained reconfigurable architecture (CGRA). Traditional dynamic reconfiguration requires constant configuration of the processor by the host computer. Still, this reconfiguration method severely restricts switching different tasks, making it difficult to achieve dynamic real-time reconfiguration and limiting performance improvement. This paper presents a real-time monitoring-based self-reconfiguration mechanism (RMSRM) based on the implementation of CGRA. This mechanism improves the reconfiguration performance by monitoring the execution process of the array in real-time through a programmable controller on the basis of the homogeneous processing element (PE) array and dynamic scheduling of PE array resources according to different application requirements. The proposed RMSRM is capable of feeding array execution state information to the programmable controller within 1 clock cycle, switching configurations between different tasks within 10 clock cycles, and shutting down the unnecessary PE/PEs according to the current configuration. To verify the correctness and efficiency, we model hardware with synthesizable RTL coding and implement it on FPGA and a chip. The experimental results show that RMSRM can effectively reduce the reconfiguration overhead compared with traditional reconfiguration methods. The volume of bits in the configuration file has decreased by an average of 39.37%, and the reconfiguration time has decreased by an average of 43.57%. Based on the SMIC 55nm process, the operating frequency can reach 320 MHz. Meanwhile, the resource consumption is 80506 logic gates, the chip area is 12 mm 2 , and the energy efficiency is 312 GOPS/W. [ABSTRACT FROM AUTHOR]
– Name: AbstractSuppliedCopyright
  Label:
  Group: Ab
  Data: <i>Copyright of Journal of Supercomputing is the property of Springer Nature and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract.</i> (Copyright applies to all Abstracts.)
PLink https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=egs&AN=176005184
RecordInfo BibRecord:
  BibEntity:
    Identifiers:
      – Type: doi
        Value: 10.1007/s11227-023-05707-0
    Languages:
      – Code: eng
        Text: English
    PhysicalDescription:
      Pagination:
        PageCount: 31
        StartPage: 7071
    Subjects:
      – SubjectFull: Programmable controllers
        Type: general
      – SubjectFull: Client/server computing equipment
        Type: general
      – SubjectFull: Array processing
        Type: general
      – SubjectFull: Energy consumption
        Type: general
      – SubjectFull: Logic circuits
        Type: general
    Titles:
      – TitleFull: RMSRM: real-time monitoring-based self-reconfiguration mechanism in reconfigurable PE array.
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: Yang, Kun
      – PersonEntity:
          Name:
            NameFull: Jiang, Lin
      – PersonEntity:
          Name:
            NameFull: Shan, Rui
      – PersonEntity:
          Name:
            NameFull: Li, Kangle
      – PersonEntity:
          Name:
            NameFull: Cui, Xinyue
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 15
              M: 03
              Text: Mar2024
              Type: published
              Y: 2024
          Identifiers:
            – Type: issn-print
              Value: 09208542
          Numbering:
            – Type: volume
              Value: 80
            – Type: issue
              Value: 5
          Titles:
            – TitleFull: Journal of Supercomputing
              Type: main
ResultId 1