View in EDS

Charge-sensitive amplifier design for high-speed interface readout front-end ASICs.

Saved in:
Bibliographic Details
Title: Charge-sensitive amplifier design for high-speed interface readout front-end ASICs.
Authors: Michailidis, Anastasios1 (AUTHOR) anamicha@physics.auth.gr, Gogolou, Vasiliki1,2 (AUTHOR) vgogolou@physics.auth.gr, Noulis, Thomas1 (AUTHOR), Dingfelder, Jochen3 (AUTHOR)
Source: AEU: International Journal of Electronics & Communications. Sep2024, Vol. 184, pN.PAG-N.PAG. 1p.
Subjects: Complementary metal oxide semiconductors, Bandwidths, Detectors, Noise, Pixels
Abstract: The design of Charge-Sensitive Amplifiers (CSAs) and the peaking time impact on high-speed interface readout front-end ASICs for 3D pixel detectors with high timing precision, is addressed in this work. The performance of the CSAs is extracted for several architectures, implemented in 180 nm CMOS, 130 nm SiGe BiCMOS, 65 nm CMOS and 22 nm FD-SOI CMOS process nodes for comparison purposes versus technology scaling. The peaking time, the charge gain, the noise and the bandwidth are simulated for all implemented CSAs, while the best CSA candidate performance-wise for high-speed and high timing precision readout ASICs is designated. Furthermore, a full readout chain, capable of resolving particles with a time precision of < 200 ps, is implemented and simulated. The designed readout ASIC exhibits a Time-Walk performance of ≤ 180 ps, for input charges of 6. 3 − 10 k e − , while inducing an equivalent noise charge of ≈ 570 e − . [ABSTRACT FROM AUTHOR]
Copyright of AEU: International Journal of Electronics & Communications is the property of Elsevier B.V. and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Database: Engineering Source
Description
Abstract:The design of Charge-Sensitive Amplifiers (CSAs) and the peaking time impact on high-speed interface readout front-end ASICs for 3D pixel detectors with high timing precision, is addressed in this work. The performance of the CSAs is extracted for several architectures, implemented in 180 nm CMOS, 130 nm SiGe BiCMOS, 65 nm CMOS and 22 nm FD-SOI CMOS process nodes for comparison purposes versus technology scaling. The peaking time, the charge gain, the noise and the bandwidth are simulated for all implemented CSAs, while the best CSA candidate performance-wise for high-speed and high timing precision readout ASICs is designated. Furthermore, a full readout chain, capable of resolving particles with a time precision of < 200 ps, is implemented and simulated. The designed readout ASIC exhibits a Time-Walk performance of ≤ 180 ps, for input charges of 6. 3 − 10 k e − , while inducing an equivalent noise charge of ≈ 570 e − . [ABSTRACT FROM AUTHOR]
ISSN:14348411
DOI:10.1016/j.aeue.2024.155406