Design and analysis of carrier reservoir SOA based 2 × 1 MUX with enable input and implementing basic logic gates using MUX at 120 Gb/s.
Saved in:
| Title: | Design and analysis of carrier reservoir SOA based 2 × 1 MUX with enable input and implementing basic logic gates using MUX at 120 Gb/s. |
|---|---|
| Authors: | Agarwal, Vipul1 (AUTHOR) agarvipul@gmail.com, Pareek, Prakash2 (AUTHOR) ppareek1@gmail.com, Gupta, Sumit3 (AUTHOR), Singh, Lokendra4 (AUTHOR), Balaji, Bukya1 (AUTHOR), Dakua, Pratap Kumar5 (AUTHOR) |
| Source: | Optical & Quantum Electronics. Sep2024, Vol. 56 Issue 9, p1-29. 29p. |
| Subjects: | Semiconductor optical amplifiers, Quality factor, Logic circuits, Routing systems |
| Abstract: | In this paper, carrier reservoir semiconductor optical amplifiers (CR-SOAs) are utilized for the first time in designing an all-optical 2 × 1 multiplexer with enable function, operating at 120 Gb/s. Traditional SOAs face challenges with slow carrier recovery, restricting their application in high-speed scenarios. CR-SOA, with a carrier reservoir near the active region, replenishes carriers quickly, enabling faster gain and phase recovery. For the first time, a 2 × 1 multiplexer with an enable input is proposed, adding flexibility and control for dynamic data routing in optical systems. Basic gates such as AND, OR, and NOT gates have been designed using this multiplexer, with the enable input enhancing their versatility. The performance of the multiplexer and gates is evaluated using metrics like quality factor, extinction ratio, contrast ratio, and eye opening factor. The quality factor is analyzed concerning parameters such as amplified spontaneous emission, data rate, carrier transition time, and injection current. Simulation results confirm the functionality of the 2 × 1 multiplexer and logic gates, demonstrating satisfactory performance at high data rates. [ABSTRACT FROM AUTHOR] |
| Copyright of Optical & Quantum Electronics is the property of Springer Nature and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.) | |
| Database: | Engineering Source |
|
Full text is not displayed to guests.
Login for full access.
|
|
| FullText | Links: – Type: pdflink Text: Availability: 1 |
|---|---|
| Header | DbId: egs DbLabel: Engineering Source An: 180037937 AccessLevel: 6 PubType: Academic Journal PubTypeId: academicJournal PreciseRelevancyScore: 0 |
| IllustrationInfo | |
| Items | – Name: Title Label: Title Group: Ti Data: Design and analysis of carrier reservoir SOA based 2 × 1 MUX with enable input and implementing basic logic gates using MUX at 120 Gb/s. – Name: Author Label: Authors Group: Au Data: <searchLink fieldCode="AR" term="%22Agarwal%2C+Vipul%22">Agarwal, Vipul</searchLink><relatesTo>1</relatesTo> (AUTHOR)<i> agarvipul@gmail.com</i><br /><searchLink fieldCode="AR" term="%22Pareek%2C+Prakash%22">Pareek, Prakash</searchLink><relatesTo>2</relatesTo> (AUTHOR)<i> ppareek1@gmail.com</i><br /><searchLink fieldCode="AR" term="%22Gupta%2C+Sumit%22">Gupta, Sumit</searchLink><relatesTo>3</relatesTo> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Singh%2C+Lokendra%22">Singh, Lokendra</searchLink><relatesTo>4</relatesTo> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Balaji%2C+Bukya%22">Balaji, Bukya</searchLink><relatesTo>1</relatesTo> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Dakua%2C+Pratap+Kumar%22">Dakua, Pratap Kumar</searchLink><relatesTo>5</relatesTo> (AUTHOR) – Name: TitleSource Label: Source Group: Src Data: <searchLink fieldCode="JN" term="%22Optical+%26+Quantum+Electronics%22">Optical & Quantum Electronics</searchLink>. Sep2024, Vol. 56 Issue 9, p1-29. 29p. – Name: Subject Label: Subjects Group: Su Data: <searchLink fieldCode="DE" term="%22Semiconductor+optical+amplifiers%22">Semiconductor optical amplifiers</searchLink><br /><searchLink fieldCode="DE" term="%22Quality+factor%22">Quality factor</searchLink><br /><searchLink fieldCode="DE" term="%22Logic+circuits%22">Logic circuits</searchLink><br /><searchLink fieldCode="DE" term="%22Routing+systems%22">Routing systems</searchLink> – Name: Abstract Label: Abstract Group: Ab Data: In this paper, carrier reservoir semiconductor optical amplifiers (CR-SOAs) are utilized for the first time in designing an all-optical 2 × 1 multiplexer with enable function, operating at 120 Gb/s. Traditional SOAs face challenges with slow carrier recovery, restricting their application in high-speed scenarios. CR-SOA, with a carrier reservoir near the active region, replenishes carriers quickly, enabling faster gain and phase recovery. For the first time, a 2 × 1 multiplexer with an enable input is proposed, adding flexibility and control for dynamic data routing in optical systems. Basic gates such as AND, OR, and NOT gates have been designed using this multiplexer, with the enable input enhancing their versatility. The performance of the multiplexer and gates is evaluated using metrics like quality factor, extinction ratio, contrast ratio, and eye opening factor. The quality factor is analyzed concerning parameters such as amplified spontaneous emission, data rate, carrier transition time, and injection current. Simulation results confirm the functionality of the 2 × 1 multiplexer and logic gates, demonstrating satisfactory performance at high data rates. [ABSTRACT FROM AUTHOR] – Name: AbstractSuppliedCopyright Label: Group: Ab Data: <i>Copyright of Optical & Quantum Electronics is the property of Springer Nature and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract.</i> (Copyright applies to all Abstracts.) |
| PLink | https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=egs&AN=180037937 |
| RecordInfo | BibRecord: BibEntity: Identifiers: – Type: doi Value: 10.1007/s11082-024-07351-1 Languages: – Code: eng Text: English PhysicalDescription: Pagination: PageCount: 29 StartPage: 1 Subjects: – SubjectFull: Semiconductor optical amplifiers Type: general – SubjectFull: Quality factor Type: general – SubjectFull: Logic circuits Type: general – SubjectFull: Routing systems Type: general Titles: – TitleFull: Design and analysis of carrier reservoir SOA based 2 × 1 MUX with enable input and implementing basic logic gates using MUX at 120 Gb/s. Type: main BibRelationships: HasContributorRelationships: – PersonEntity: Name: NameFull: Agarwal, Vipul – PersonEntity: Name: NameFull: Pareek, Prakash – PersonEntity: Name: NameFull: Gupta, Sumit – PersonEntity: Name: NameFull: Singh, Lokendra – PersonEntity: Name: NameFull: Balaji, Bukya – PersonEntity: Name: NameFull: Dakua, Pratap Kumar IsPartOfRelationships: – BibEntity: Dates: – D: 01 M: 09 Text: Sep2024 Type: published Y: 2024 Identifiers: – Type: issn-print Value: 03068919 Numbering: – Type: volume Value: 56 – Type: issue Value: 9 Titles: – TitleFull: Optical & Quantum Electronics Type: main |
| ResultId | 1 |
