Circuit realization and FPGA-based implementation of a fractional-order chaotic system for cancellable face recognition.

Saved in:
Bibliographic Details
Title: Circuit realization and FPGA-based implementation of a fractional-order chaotic system for cancellable face recognition.
Authors: Badr, Iman S.1 (AUTHOR), Radwan, Ahmed G.2,3 (AUTHOR), EL-Rabaie, El-Sayed M.1 (AUTHOR), Said, Lobna A.3 (AUTHOR), El-Shafai, Walid1,4 (AUTHOR) welshafai@psu.edu.sa, El-Banby, Ghada M.5 (AUTHOR), Abd El-Samie, Fathi E.1,6 (AUTHOR)
Source: Multimedia Tools & Applications. Oct2024, Vol. 83 Issue 34, p81565-81590. 26p.
Subjects: Verilog (Computer hardware description language), Field programmable gate arrays, Receiver operating characteristic curves, Human facial recognition software, Image encryption, Bifurcation diagrams, Mathematical analysis
Abstract: Biometric security has been developed in recent years with the emergence of cancellable biometric concepts. The idea of the cancellable biometric traits is concerned with creating encrypted or distorted traits of the original ones to protect them from hacking techniques. So, encrypted or distorted biometric traits are stored in databases instead of the original ones. This can be accomplished through non-invertible transforms or encryption schemes. In this paper, a cancellable face recognition algorithm is introduced based on face image encryption through a fractional-order multi-scroll chaotic system. The fundamental concept is to create random keys that will be XORed with the three components of color face images (red, green, and blue) to obtain encrypted face images. These random keys are generated from the Least Significant Bits of all state variables of a proposed fractional-order multi-scroll chaotic system. Lastly, the encrypted color components of face images are combined to produce a single cancellable trait for each color face image. The results of encryption with the proposed system are full-encrypted face images that are suitable for cancellable biometric applications. The strength of the proposed system is that it is extremely sensitive to the user's selected initial conditions. The numerical simulation of the proposed chaotic system is done with MATLAB. Phase and bifurcation diagrams are used to analyze the dynamic performance of the proposed fractional-order multi-scroll chaotic system. Furthermore, we realized the hardware circuit of the proposed chaotic system on the PSpice simulator. The proposed chaotic system can be implemented on Field Programmable Gate Arrays (FPGAs). To model our generator, we can use Verilog Hardware Description Language HDL, Xilinx ISE 14.7 and Xilinx FPGA Artix-7 XC7A100T based on Grunwald-Letnikov algorithms for mathematical analysis. The numerical simulation, the circuit simulation and the hardware experimental results confirm each other. Cancellable face recognition based on the proposed fractional-order chaotic system has been implemented on FERET, LFW, and ORL datasets, and the results are compared with those of other schemes. Some evaluation metrics containing Equal Error Rate (EER), and Area under the Receiver Operating Characteristic (AROC) curve are used to assess the cancellable biometric system. The numerical results of these metrics show EER levels close to zero and AROC values of 100%. In addition, the encryption scheme is highly efficient. [ABSTRACT FROM AUTHOR]
Copyright of Multimedia Tools & Applications is the property of Springer Nature and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Database: Engineering Source
Full text is not displayed to guests.
FullText Links:
  – Type: pdflink
Text:
  Availability: 1
Header DbId: egs
DbLabel: Engineering Source
An: 180168441
AccessLevel: 6
PubType: Academic Journal
PubTypeId: academicJournal
PreciseRelevancyScore: 0
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: Circuit realization and FPGA-based implementation of a fractional-order chaotic system for cancellable face recognition.
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AR" term="%22Badr%2C+Iman+S%2E%22">Badr, Iman S.</searchLink><relatesTo>1</relatesTo> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Radwan%2C+Ahmed+G%2E%22">Radwan, Ahmed G.</searchLink><relatesTo>2,3</relatesTo> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22EL-Rabaie%2C+El-Sayed+M%2E%22">EL-Rabaie, El-Sayed M.</searchLink><relatesTo>1</relatesTo> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Said%2C+Lobna+A%2E%22">Said, Lobna A.</searchLink><relatesTo>3</relatesTo> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22El-Shafai%2C+Walid%22">El-Shafai, Walid</searchLink><relatesTo>1,4</relatesTo> (AUTHOR)<i> welshafai@psu.edu.sa</i><br /><searchLink fieldCode="AR" term="%22El-Banby%2C+Ghada+M%2E%22">El-Banby, Ghada M.</searchLink><relatesTo>5</relatesTo> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Abd+El-Samie%2C+Fathi+E%2E%22">Abd El-Samie, Fathi E.</searchLink><relatesTo>1,6</relatesTo> (AUTHOR)
– Name: TitleSource
  Label: Source
  Group: Src
  Data: <searchLink fieldCode="JN" term="%22Multimedia+Tools+%26+Applications%22">Multimedia Tools & Applications</searchLink>. Oct2024, Vol. 83 Issue 34, p81565-81590. 26p.
– Name: Subject
  Label: Subjects
  Group: Su
  Data: <searchLink fieldCode="DE" term="%22Verilog+%28Computer+hardware+description+language%29%22">Verilog (Computer hardware description language)</searchLink><br /><searchLink fieldCode="DE" term="%22Field+programmable+gate+arrays%22">Field programmable gate arrays</searchLink><br /><searchLink fieldCode="DE" term="%22Receiver+operating+characteristic+curves%22">Receiver operating characteristic curves</searchLink><br /><searchLink fieldCode="DE" term="%22Human+facial+recognition+software%22">Human facial recognition software</searchLink><br /><searchLink fieldCode="DE" term="%22Image+encryption%22">Image encryption</searchLink><br /><searchLink fieldCode="DE" term="%22Bifurcation+diagrams%22">Bifurcation diagrams</searchLink><br /><searchLink fieldCode="DE" term="%22Mathematical+analysis%22">Mathematical analysis</searchLink>
– Name: Abstract
  Label: Abstract
  Group: Ab
  Data: Biometric security has been developed in recent years with the emergence of cancellable biometric concepts. The idea of the cancellable biometric traits is concerned with creating encrypted or distorted traits of the original ones to protect them from hacking techniques. So, encrypted or distorted biometric traits are stored in databases instead of the original ones. This can be accomplished through non-invertible transforms or encryption schemes. In this paper, a cancellable face recognition algorithm is introduced based on face image encryption through a fractional-order multi-scroll chaotic system. The fundamental concept is to create random keys that will be XORed with the three components of color face images (red, green, and blue) to obtain encrypted face images. These random keys are generated from the Least Significant Bits of all state variables of a proposed fractional-order multi-scroll chaotic system. Lastly, the encrypted color components of face images are combined to produce a single cancellable trait for each color face image. The results of encryption with the proposed system are full-encrypted face images that are suitable for cancellable biometric applications. The strength of the proposed system is that it is extremely sensitive to the user's selected initial conditions. The numerical simulation of the proposed chaotic system is done with MATLAB. Phase and bifurcation diagrams are used to analyze the dynamic performance of the proposed fractional-order multi-scroll chaotic system. Furthermore, we realized the hardware circuit of the proposed chaotic system on the PSpice simulator. The proposed chaotic system can be implemented on Field Programmable Gate Arrays (FPGAs). To model our generator, we can use Verilog Hardware Description Language HDL, Xilinx ISE 14.7 and Xilinx FPGA Artix-7 XC7A100T based on Grunwald-Letnikov algorithms for mathematical analysis. The numerical simulation, the circuit simulation and the hardware experimental results confirm each other. Cancellable face recognition based on the proposed fractional-order chaotic system has been implemented on FERET, LFW, and ORL datasets, and the results are compared with those of other schemes. Some evaluation metrics containing Equal Error Rate (EER), and Area under the Receiver Operating Characteristic (AROC) curve are used to assess the cancellable biometric system. The numerical results of these metrics show EER levels close to zero and AROC values of 100%. In addition, the encryption scheme is highly efficient. [ABSTRACT FROM AUTHOR]
– Name: AbstractSuppliedCopyright
  Label:
  Group: Ab
  Data: <i>Copyright of Multimedia Tools & Applications is the property of Springer Nature and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract.</i> (Copyright applies to all Abstracts.)
PLink https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=egs&AN=180168441
RecordInfo BibRecord:
  BibEntity:
    Identifiers:
      – Type: doi
        Value: 10.1007/s11042-023-15867-z
    Languages:
      – Code: eng
        Text: English
    PhysicalDescription:
      Pagination:
        PageCount: 26
        StartPage: 81565
    Subjects:
      – SubjectFull: Verilog (Computer hardware description language)
        Type: general
      – SubjectFull: Field programmable gate arrays
        Type: general
      – SubjectFull: Receiver operating characteristic curves
        Type: general
      – SubjectFull: Human facial recognition software
        Type: general
      – SubjectFull: Image encryption
        Type: general
      – SubjectFull: Bifurcation diagrams
        Type: general
      – SubjectFull: Mathematical analysis
        Type: general
    Titles:
      – TitleFull: Circuit realization and FPGA-based implementation of a fractional-order chaotic system for cancellable face recognition.
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: Badr, Iman S.
      – PersonEntity:
          Name:
            NameFull: Radwan, Ahmed G.
      – PersonEntity:
          Name:
            NameFull: EL-Rabaie, El-Sayed M.
      – PersonEntity:
          Name:
            NameFull: Said, Lobna A.
      – PersonEntity:
          Name:
            NameFull: El-Shafai, Walid
      – PersonEntity:
          Name:
            NameFull: El-Banby, Ghada M.
      – PersonEntity:
          Name:
            NameFull: Abd El-Samie, Fathi E.
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 25
              M: 10
              Text: Oct2024
              Type: published
              Y: 2024
          Identifiers:
            – Type: issn-print
              Value: 13807501
          Numbering:
            – Type: volume
              Value: 83
            – Type: issue
              Value: 34
          Titles:
            – TitleFull: Multimedia Tools & Applications
              Type: main
ResultId 1