Implementation of Serial Peripheral Interface Slave Device Based on Uncommitted Logic Arrays.

Saved in:
Bibliographic Details
Title: Implementation of Serial Peripheral Interface Slave Device Based on Uncommitted Logic Arrays.
Authors: Sinyukin, Alexander1 sinyukin@sfedu.ru, Denisenko, Mark1 dema@sfedu.ru, Isaeva, Alina1 isaevaas@sfedu.ru, Kots, Ivan1 inkots@sfedu.ru, Kovalev, Andrey2 avkovalev@sfedu.ru
Source: Serbian Journal of Electrical Engineering. Feb2025, Vol. 22 Issue 1, p1-16. 16p.
Subjects: Verilog (Computer hardware description language), Programmable logic devices, Logic circuits, Digital technology, Integrated circuits
Abstract: Microcontrollers and microprocessors link to peripheral devices (sensors, converters, transceivers, memory modules) via communication interfaces. One of the most widespread interfaces is the Serial Peripheral Interface (SPI), characterized by simplicity, energy efficiency, and high-speed performance. The purpose of the study was to design an SPI bus Slave device based on uncommitted logic arrays technology. Uncommitted logic arrays are integrated circuit technology that is intermediate between full-custom integrated circuits and programmable logic devices in terms of power consumption, dimensions, development, and manufacturing cost. The SPI Slave device was designed using the computer-aided design system Kovcheg dedicated to the chosen technology. Layout synthesis using Kovcheg can be executed based on a circuit developed with a built-in graphics editor or based on structural descriptions in the Verilog hardware description language. A technique of digital device design using Kovcheg based on behavioral descriptions is proposed to optimize the design process. The SPI Slave device was manufactured, and experimental results of the fabricated microchip agree well with simulation results. The device is able to work properly at clock frequency up to 5 MHz. Tests of speed performance, interference resistance, and ability to operate at different voltage levels were carried out. Attained results imply that the proposed device can function as an SPI Slave unit to communicate control devices with embedded peripherals. [ABSTRACT FROM AUTHOR]
Copyright of Serbian Journal of Electrical Engineering is the property of Serbian Journal of Electrical Engineering and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Database: Engineering Source
FullText Links:
  – Type: pdflink
Text:
  Availability: 0
Header DbId: egs
DbLabel: Engineering Source
An: 184194398
AccessLevel: 6
PubType: Academic Journal
PubTypeId: academicJournal
PreciseRelevancyScore: 0
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: Implementation of Serial Peripheral Interface Slave Device Based on Uncommitted Logic Arrays.
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AR" term="%22Sinyukin%2C+Alexander%22">Sinyukin, Alexander</searchLink><relatesTo>1</relatesTo><i> sinyukin@sfedu.ru</i><br /><searchLink fieldCode="AR" term="%22Denisenko%2C+Mark%22">Denisenko, Mark</searchLink><relatesTo>1</relatesTo><i> dema@sfedu.ru</i><br /><searchLink fieldCode="AR" term="%22Isaeva%2C+Alina%22">Isaeva, Alina</searchLink><relatesTo>1</relatesTo><i> isaevaas@sfedu.ru</i><br /><searchLink fieldCode="AR" term="%22Kots%2C+Ivan%22">Kots, Ivan</searchLink><relatesTo>1</relatesTo><i> inkots@sfedu.ru</i><br /><searchLink fieldCode="AR" term="%22Kovalev%2C+Andrey%22">Kovalev, Andrey</searchLink><relatesTo>2</relatesTo><i> avkovalev@sfedu.ru</i>
– Name: TitleSource
  Label: Source
  Group: Src
  Data: <searchLink fieldCode="JN" term="%22Serbian+Journal+of+Electrical+Engineering%22">Serbian Journal of Electrical Engineering</searchLink>. Feb2025, Vol. 22 Issue 1, p1-16. 16p.
– Name: Subject
  Label: Subjects
  Group: Su
  Data: <searchLink fieldCode="DE" term="%22Verilog+%28Computer+hardware+description+language%29%22">Verilog (Computer hardware description language)</searchLink><br /><searchLink fieldCode="DE" term="%22Programmable+logic+devices%22">Programmable logic devices</searchLink><br /><searchLink fieldCode="DE" term="%22Logic+circuits%22">Logic circuits</searchLink><br /><searchLink fieldCode="DE" term="%22Digital+technology%22">Digital technology</searchLink><br /><searchLink fieldCode="DE" term="%22Integrated+circuits%22">Integrated circuits</searchLink>
– Name: Abstract
  Label: Abstract
  Group: Ab
  Data: Microcontrollers and microprocessors link to peripheral devices (sensors, converters, transceivers, memory modules) via communication interfaces. One of the most widespread interfaces is the Serial Peripheral Interface (SPI), characterized by simplicity, energy efficiency, and high-speed performance. The purpose of the study was to design an SPI bus Slave device based on uncommitted logic arrays technology. Uncommitted logic arrays are integrated circuit technology that is intermediate between full-custom integrated circuits and programmable logic devices in terms of power consumption, dimensions, development, and manufacturing cost. The SPI Slave device was designed using the computer-aided design system Kovcheg dedicated to the chosen technology. Layout synthesis using Kovcheg can be executed based on a circuit developed with a built-in graphics editor or based on structural descriptions in the Verilog hardware description language. A technique of digital device design using Kovcheg based on behavioral descriptions is proposed to optimize the design process. The SPI Slave device was manufactured, and experimental results of the fabricated microchip agree well with simulation results. The device is able to work properly at clock frequency up to 5 MHz. Tests of speed performance, interference resistance, and ability to operate at different voltage levels were carried out. Attained results imply that the proposed device can function as an SPI Slave unit to communicate control devices with embedded peripherals. [ABSTRACT FROM AUTHOR]
– Name: AbstractSuppliedCopyright
  Label:
  Group: Ab
  Data: <i>Copyright of Serbian Journal of Electrical Engineering is the property of Serbian Journal of Electrical Engineering and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract.</i> (Copyright applies to all Abstracts.)
PLink https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=egs&AN=184194398
RecordInfo BibRecord:
  BibEntity:
    Identifiers:
      – Type: doi
        Value: 10.2298/SJEE2501001S
    Languages:
      – Code: eng
        Text: English
    PhysicalDescription:
      Pagination:
        PageCount: 16
        StartPage: 1
    Subjects:
      – SubjectFull: Verilog (Computer hardware description language)
        Type: general
      – SubjectFull: Programmable logic devices
        Type: general
      – SubjectFull: Logic circuits
        Type: general
      – SubjectFull: Digital technology
        Type: general
      – SubjectFull: Integrated circuits
        Type: general
    Titles:
      – TitleFull: Implementation of Serial Peripheral Interface Slave Device Based on Uncommitted Logic Arrays.
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: Sinyukin, Alexander
      – PersonEntity:
          Name:
            NameFull: Denisenko, Mark
      – PersonEntity:
          Name:
            NameFull: Isaeva, Alina
      – PersonEntity:
          Name:
            NameFull: Kots, Ivan
      – PersonEntity:
          Name:
            NameFull: Kovalev, Andrey
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 01
              M: 02
              Text: Feb2025
              Type: published
              Y: 2025
          Identifiers:
            – Type: issn-print
              Value: 14514869
          Numbering:
            – Type: volume
              Value: 22
            – Type: issue
              Value: 1
          Titles:
            – TitleFull: Serbian Journal of Electrical Engineering
              Type: main
ResultId 1