Investigation of ITC Impact on Negative Bias HJVTFET for Implementing Universal Logic Gates. - Ambekar, Vikas; Theja, A.; Panchore, Meena; Rajan, Chithraja; Neole, Bhumika (International Journal of Numerical Modelling, 2025)