Modelling and Analysis of Adaptive ON-Time Controlled Boost Converter Using Verilog-A.
Saved in:
| Title: | Modelling and Analysis of Adaptive ON-Time Controlled Boost Converter Using Verilog-A. |
|---|---|
| Authors: | M.S., Sunita1 (AUTHOR) sunitha@pes.edu, Gowda, Praphul1 (AUTHOR), Lakshman, Shreya1 (AUTHOR), Moolchandani, Tarang1 (AUTHOR), Tantry, Shashidhar1 (AUTHOR) |
| Source: | Australian Journal of Electrical & Electronic Engineering. Sep2025, Vol. 22 Issue 3, p397-409. 13p. |
| Subjects: | Verilog (Computer hardware description language), DC-to-DC converters, Feedback control systems, Dynamic models, Metal oxide semiconductor field-effect transistors, Mathematical models, Simulation methods & models, Electronic design automation |
| Abstract: | This paper presents a mixed modelling of adaptive ON-time controlled boost converter using Verilog-A. It is a mixture of Mathematical modelling, Behavioural modelling, and discrete components. While mathematical modelling has been used to model individual components, for circuits such as comparator and pulse generator behavioural modelling is used. Power MOSFETs in the power stage are the only discrete components used from the library. Each model was coded using Verilog-A in Cadence Virtuoso and its symbolic notation obtained. The symbols were then connected to obtain the complete schematic of the boost converter. The behavioural modelling of the boost converter is targeted for an output voltage of 1.2 V for an input voltage ranging from 0.5 to 0.7 V and switching frequency of 800 KHz. The modelling also captures the results for 40% variation in input and load, for which the output voltage is found to vary by about 5–6%. This work is an attempt at completely modelling a complex analog circuit. It also shows the successful integration of modelled components with discrete components. To validate the results obtained, the performance of the modelled converter is compared with that of circuit simulation, with both simulations being conducted at identical operating conditions. The results obtained with modelling simulation match that obtained with the circuit simulation. [ABSTRACT FROM AUTHOR] |
| Copyright of Australian Journal of Electrical & Electronic Engineering is the property of Taylor & Francis Ltd and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.) | |
| Database: | Engineering Source |
| FullText | Text: Availability: 0 |
|---|---|
| Header | DbId: egs DbLabel: Engineering Source An: 187437596 AccessLevel: 6 PubType: Academic Journal PubTypeId: academicJournal PreciseRelevancyScore: 0 |
| IllustrationInfo | |
| Items | – Name: Title Label: Title Group: Ti Data: Modelling and Analysis of Adaptive ON-Time Controlled Boost Converter Using Verilog-A. – Name: Author Label: Authors Group: Au Data: <searchLink fieldCode="AR" term="%22M%2ES%2E%2C+Sunita%22">M.S., Sunita</searchLink><relatesTo>1</relatesTo> (AUTHOR)<i> sunitha@pes.edu</i><br /><searchLink fieldCode="AR" term="%22Gowda%2C+Praphul%22">Gowda, Praphul</searchLink><relatesTo>1</relatesTo> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Lakshman%2C+Shreya%22">Lakshman, Shreya</searchLink><relatesTo>1</relatesTo> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Moolchandani%2C+Tarang%22">Moolchandani, Tarang</searchLink><relatesTo>1</relatesTo> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Tantry%2C+Shashidhar%22">Tantry, Shashidhar</searchLink><relatesTo>1</relatesTo> (AUTHOR) – Name: TitleSource Label: Source Group: Src Data: <searchLink fieldCode="JN" term="%22Australian+Journal+of+Electrical+%26+Electronic+Engineering%22">Australian Journal of Electrical & Electronic Engineering</searchLink>. Sep2025, Vol. 22 Issue 3, p397-409. 13p. – Name: Subject Label: Subjects Group: Su Data: <searchLink fieldCode="DE" term="%22Verilog+%28Computer+hardware+description+language%29%22">Verilog (Computer hardware description language)</searchLink><br /><searchLink fieldCode="DE" term="%22DC-to-DC+converters%22">DC-to-DC converters</searchLink><br /><searchLink fieldCode="DE" term="%22Feedback+control+systems%22">Feedback control systems</searchLink><br /><searchLink fieldCode="DE" term="%22Dynamic+models%22">Dynamic models</searchLink><br /><searchLink fieldCode="DE" term="%22Metal+oxide+semiconductor+field-effect+transistors%22">Metal oxide semiconductor field-effect transistors</searchLink><br /><searchLink fieldCode="DE" term="%22Mathematical+models%22">Mathematical models</searchLink><br /><searchLink fieldCode="DE" term="%22Simulation+methods+%26+models%22">Simulation methods & models</searchLink><br /><searchLink fieldCode="DE" term="%22Electronic+design+automation%22">Electronic design automation</searchLink> – Name: Abstract Label: Abstract Group: Ab Data: This paper presents a mixed modelling of adaptive ON-time controlled boost converter using Verilog-A. It is a mixture of Mathematical modelling, Behavioural modelling, and discrete components. While mathematical modelling has been used to model individual components, for circuits such as comparator and pulse generator behavioural modelling is used. Power MOSFETs in the power stage are the only discrete components used from the library. Each model was coded using Verilog-A in Cadence Virtuoso and its symbolic notation obtained. The symbols were then connected to obtain the complete schematic of the boost converter. The behavioural modelling of the boost converter is targeted for an output voltage of 1.2 V for an input voltage ranging from 0.5 to 0.7 V and switching frequency of 800 KHz. The modelling also captures the results for 40% variation in input and load, for which the output voltage is found to vary by about 5–6%. This work is an attempt at completely modelling a complex analog circuit. It also shows the successful integration of modelled components with discrete components. To validate the results obtained, the performance of the modelled converter is compared with that of circuit simulation, with both simulations being conducted at identical operating conditions. The results obtained with modelling simulation match that obtained with the circuit simulation. [ABSTRACT FROM AUTHOR] – Name: AbstractSuppliedCopyright Label: Group: Ab Data: <i>Copyright of Australian Journal of Electrical & Electronic Engineering is the property of Taylor & Francis Ltd and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract.</i> (Copyright applies to all Abstracts.) |
| PLink | https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=egs&AN=187437596 |
| RecordInfo | BibRecord: BibEntity: Identifiers: – Type: doi Value: 10.1080/1448837X.2024.2404735 Languages: – Code: eng Text: English PhysicalDescription: Pagination: PageCount: 13 StartPage: 397 Subjects: – SubjectFull: Verilog (Computer hardware description language) Type: general – SubjectFull: DC-to-DC converters Type: general – SubjectFull: Feedback control systems Type: general – SubjectFull: Dynamic models Type: general – SubjectFull: Metal oxide semiconductor field-effect transistors Type: general – SubjectFull: Mathematical models Type: general – SubjectFull: Simulation methods & models Type: general – SubjectFull: Electronic design automation Type: general Titles: – TitleFull: Modelling and Analysis of Adaptive ON-Time Controlled Boost Converter Using Verilog-A. Type: main BibRelationships: HasContributorRelationships: – PersonEntity: Name: NameFull: M.S., Sunita – PersonEntity: Name: NameFull: Gowda, Praphul – PersonEntity: Name: NameFull: Lakshman, Shreya – PersonEntity: Name: NameFull: Moolchandani, Tarang – PersonEntity: Name: NameFull: Tantry, Shashidhar IsPartOfRelationships: – BibEntity: Dates: – D: 01 M: 09 Text: Sep2025 Type: published Y: 2025 Identifiers: – Type: issn-print Value: 1448837X Numbering: – Type: volume Value: 22 – Type: issue Value: 3 Titles: – TitleFull: Australian Journal of Electrical & Electronic Engineering Type: main |
| ResultId | 1 |