Timed causal fanin analysis for symbolic simulation.
Saved in:
| Title: | Timed causal fanin analysis for symbolic simulation. |
|---|---|
| Authors: | Kaivola, Roope1 (AUTHOR) roope.k.kaivola@intel.com, Kama, Neta Bar2 (AUTHOR) neta.bar.kama@intel.com |
| Source: | Formal Methods in System Design. Oct2025, Vol. 67 Issue 1, p3-26. 24p. |
| Subjects: | Intel microprocessors, Formal methods (Computer science), Intel Corp., Computer circuits |
| Abstract: | Symbolic circuit simulation has been the main vehicle for formal verification of Intel Core processor execution engines for over twenty years. It extends traditional simulation by allowing symbolic variables in the stimulus, covering the circuit behavior for all possible values simultaneously. A distinguishing feature of symbolic simulation is that it gives the human verifier clear visibility into the progress of the computation during the verification of an individual operation, and fine-grained control over the simulation to focus only on the datapath for that operation while abstracting away the rest of the circuit behavior. In this paper we describe an automated simulation complexity reduction method called timed causal fanin analysis that can be used to carve out the minimal circuit logic needed for verification of an operation on a cycle-by-cycle basis. The method has been a key component of Intel's large-scale execution engine verification efforts, enabling closed-box verification of most operations in the interface level. As a specific application, we discuss the formal verification of Intel's new half-precision floating-point FP16 micro-instruction set. Thanks to the ability of the timed causal fanin analysis to separate the half-precision datapaths from full-width ones, we were able to verify all these instructions closed box, including the most complex ones like fused multiply-add and division. This led to early detection of several deep datapath bugs. [ABSTRACT FROM AUTHOR] |
| Copyright of Formal Methods in System Design is the property of Springer Nature and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.) | |
| Database: | Engineering Source |
| FullText | Text: Availability: 0 |
|---|---|
| Header | DbId: egs DbLabel: Engineering Source An: 188715903 AccessLevel: 6 PubType: Academic Journal PubTypeId: academicJournal PreciseRelevancyScore: 0 |
| IllustrationInfo | |
| Items | – Name: Title Label: Title Group: Ti Data: Timed causal fanin analysis for symbolic simulation. – Name: Author Label: Authors Group: Au Data: <searchLink fieldCode="AR" term="%22Kaivola%2C+Roope%22">Kaivola, Roope</searchLink><relatesTo>1</relatesTo> (AUTHOR)<i> roope.k.kaivola@intel.com</i><br /><searchLink fieldCode="AR" term="%22Kama%2C+Neta+Bar%22">Kama, Neta Bar</searchLink><relatesTo>2</relatesTo> (AUTHOR)<i> neta.bar.kama@intel.com</i> – Name: TitleSource Label: Source Group: Src Data: <searchLink fieldCode="JN" term="%22Formal+Methods+in+System+Design%22">Formal Methods in System Design</searchLink>. Oct2025, Vol. 67 Issue 1, p3-26. 24p. – Name: Subject Label: Subjects Group: Su Data: <searchLink fieldCode="DE" term="%22Intel+microprocessors%22">Intel microprocessors</searchLink><br /><searchLink fieldCode="DE" term="%22Formal+methods+%28Computer+science%29%22">Formal methods (Computer science)</searchLink><br /><searchLink fieldCode="DE" term="%22Intel+Corp%2E%22">Intel Corp.</searchLink><br /><searchLink fieldCode="DE" term="%22Computer+circuits%22">Computer circuits</searchLink> – Name: Abstract Label: Abstract Group: Ab Data: Symbolic circuit simulation has been the main vehicle for formal verification of Intel Core processor execution engines for over twenty years. It extends traditional simulation by allowing symbolic variables in the stimulus, covering the circuit behavior for all possible values simultaneously. A distinguishing feature of symbolic simulation is that it gives the human verifier clear visibility into the progress of the computation during the verification of an individual operation, and fine-grained control over the simulation to focus only on the datapath for that operation while abstracting away the rest of the circuit behavior. In this paper we describe an automated simulation complexity reduction method called timed causal fanin analysis that can be used to carve out the minimal circuit logic needed for verification of an operation on a cycle-by-cycle basis. The method has been a key component of Intel's large-scale execution engine verification efforts, enabling closed-box verification of most operations in the interface level. As a specific application, we discuss the formal verification of Intel's new half-precision floating-point FP16 micro-instruction set. Thanks to the ability of the timed causal fanin analysis to separate the half-precision datapaths from full-width ones, we were able to verify all these instructions closed box, including the most complex ones like fused multiply-add and division. This led to early detection of several deep datapath bugs. [ABSTRACT FROM AUTHOR] – Name: AbstractSuppliedCopyright Label: Group: Ab Data: <i>Copyright of Formal Methods in System Design is the property of Springer Nature and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract.</i> (Copyright applies to all Abstracts.) |
| PLink | https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=egs&AN=188715903 |
| RecordInfo | BibRecord: BibEntity: Identifiers: – Type: doi Value: 10.1007/s10703-025-00478-1 Languages: – Code: eng Text: English PhysicalDescription: Pagination: PageCount: 24 StartPage: 3 Subjects: – SubjectFull: Intel microprocessors Type: general – SubjectFull: Formal methods (Computer science) Type: general – SubjectFull: Intel Corp. Type: general – SubjectFull: Computer circuits Type: general Titles: – TitleFull: Timed causal fanin analysis for symbolic simulation. Type: main BibRelationships: HasContributorRelationships: – PersonEntity: Name: NameFull: Kaivola, Roope – PersonEntity: Name: NameFull: Kama, Neta Bar IsPartOfRelationships: – BibEntity: Dates: – D: 01 M: 10 Text: Oct2025 Type: published Y: 2025 Identifiers: – Type: issn-print Value: 09259856 Numbering: – Type: volume Value: 67 – Type: issue Value: 1 Titles: – TitleFull: Formal Methods in System Design Type: main |
| ResultId | 1 |
