Design of compressor-based multipliers using simulated annealing for arithmetic logic unit. - Pavitra, Y. J.; Manikandan, J. (Neural Computing & Applications, 2025)