View in EDS

Adiabatic logic based shift registers for low energy IoT architecture—Design and contemplation.

Saved in:
Bibliographic Details
Title: Adiabatic logic based shift registers for low energy IoT architecture—Design and contemplation.
Authors: Sanadhya, Minakshi1 (AUTHOR), Kumar Sharma, Devendra1 (AUTHOR) d_k_s1970@yahoo.co.in
Source: IET Communications (Wiley-Blackwell). Jan2025, Vol. 19 Issue 1, p1-9. 9p.
Subjects: Shift registers, Internet of things, System analysis, Computer logic, Energy consumption, Electronic data processing
Abstract: Shift register is one of the important components in any digital circuit. By improving the performance of shift register, one can improvise the whole system performance. Shift registers are the basic memory units and data transfer devices in IoT applications. The efficacy of computing devices depends on the performance of arithmetic circuits, including shift registers. Adiabatic logic has been proposed as anew computing platform to develop power‐efficient IoT devices. This paper presents low power adiabatic shift registers. The design of shift registers uses D flipflop, based on DC‐DB PFAL (direct‐current diode based positive feedback adiabatic logic). Performance parameters of the presented circuits are analyzed for transistor count, power dissipation, latency, and PDP (power delay product). Simulations are run for all the presented circuits at 180nm and 45nm technology nodes. It is found that the proposed parallel in parallel out shift register (PIPO) design outperforms with the improvement in PDP as 53%, 53%, and 57% compared to theserial in serial out (SISO), serial in parallel out (SIPO), and parallel inserial out (PISO) shift registers respectively at 100MHz and 45 nm technology node. Further, the proposed PIPO shift register shows improved performance than the other designs in the literature. [ABSTRACT FROM AUTHOR]
Copyright of IET Communications (Wiley-Blackwell) is the property of Wiley-Blackwell and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Database: Engineering Source
FullText Text:
  Availability: 0
Header DbId: egs
DbLabel: Engineering Source
An: 190327939
AccessLevel: 6
PubType: Academic Journal
PubTypeId: academicJournal
PreciseRelevancyScore: 0
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: Adiabatic logic based shift registers for low energy IoT architecture—Design and contemplation.
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AR" term="%22Sanadhya%2C+Minakshi%22">Sanadhya, Minakshi</searchLink><relatesTo>1</relatesTo> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Kumar+Sharma%2C+Devendra%22">Kumar Sharma, Devendra</searchLink><relatesTo>1</relatesTo> (AUTHOR)<i> d_k_s1970@yahoo.co.in</i>
– Name: TitleSource
  Label: Source
  Group: Src
  Data: <searchLink fieldCode="JN" term="%22IET+Communications+%28Wiley-Blackwell%29%22">IET Communications (Wiley-Blackwell)</searchLink>. Jan2025, Vol. 19 Issue 1, p1-9. 9p.
– Name: Subject
  Label: Subjects
  Group: Su
  Data: <searchLink fieldCode="DE" term="%22Shift+registers%22">Shift registers</searchLink><br /><searchLink fieldCode="DE" term="%22Internet+of+things%22">Internet of things</searchLink><br /><searchLink fieldCode="DE" term="%22System+analysis%22">System analysis</searchLink><br /><searchLink fieldCode="DE" term="%22Computer+logic%22">Computer logic</searchLink><br /><searchLink fieldCode="DE" term="%22Energy+consumption%22">Energy consumption</searchLink><br /><searchLink fieldCode="DE" term="%22Electronic+data+processing%22">Electronic data processing</searchLink>
– Name: Abstract
  Label: Abstract
  Group: Ab
  Data: Shift register is one of the important components in any digital circuit. By improving the performance of shift register, one can improvise the whole system performance. Shift registers are the basic memory units and data transfer devices in IoT applications. The efficacy of computing devices depends on the performance of arithmetic circuits, including shift registers. Adiabatic logic has been proposed as anew computing platform to develop power‐efficient IoT devices. This paper presents low power adiabatic shift registers. The design of shift registers uses D flipflop, based on DC‐DB PFAL (direct‐current diode based positive feedback adiabatic logic). Performance parameters of the presented circuits are analyzed for transistor count, power dissipation, latency, and PDP (power delay product). Simulations are run for all the presented circuits at 180nm and 45nm technology nodes. It is found that the proposed parallel in parallel out shift register (PIPO) design outperforms with the improvement in PDP as 53%, 53%, and 57% compared to theserial in serial out (SISO), serial in parallel out (SIPO), and parallel inserial out (PISO) shift registers respectively at 100MHz and 45 nm technology node. Further, the proposed PIPO shift register shows improved performance than the other designs in the literature. [ABSTRACT FROM AUTHOR]
– Name: AbstractSuppliedCopyright
  Label:
  Group: Ab
  Data: <i>Copyright of IET Communications (Wiley-Blackwell) is the property of Wiley-Blackwell and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract.</i> (Copyright applies to all Abstracts.)
PLink https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=egs&AN=190327939
RecordInfo BibRecord:
  BibEntity:
    Identifiers:
      – Type: doi
        Value: 10.1049/cmu2.12471
    Languages:
      – Code: eng
        Text: English
    PhysicalDescription:
      Pagination:
        PageCount: 9
        StartPage: 1
    Subjects:
      – SubjectFull: Shift registers
        Type: general
      – SubjectFull: Internet of things
        Type: general
      – SubjectFull: System analysis
        Type: general
      – SubjectFull: Computer logic
        Type: general
      – SubjectFull: Energy consumption
        Type: general
      – SubjectFull: Electronic data processing
        Type: general
    Titles:
      – TitleFull: Adiabatic logic based shift registers for low energy IoT architecture—Design and contemplation.
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: Sanadhya, Minakshi
      – PersonEntity:
          Name:
            NameFull: Kumar Sharma, Devendra
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 01
              M: 01
              Text: Jan2025
              Type: published
              Y: 2025
          Identifiers:
            – Type: issn-print
              Value: 17518628
          Numbering:
            – Type: volume
              Value: 19
            – Type: issue
              Value: 1
          Titles:
            – TitleFull: IET Communications (Wiley-Blackwell)
              Type: main
ResultId 1