View in EDS

Functional design and implementation of the CiADS power supply master controller based on System-on-Chip.

Saved in:

Bibliographic Details
Title:	Functional design and implementation of the CiADS power supply master controller based on System-on-Chip.
Authors:	Lyu, Wenqi^1,2,3 (AUTHOR), He, Yuan¹ (AUTHOR) hey@impcas.ac.cn, Chen, Ximeng² (AUTHOR), Linghu, QingQing^1,3 (AUTHOR), Zhou, Zhongzu¹ (AUTHOR), Wang, Zhijun¹ (AUTHOR), Zhao, Jiang¹ (AUTHOR), Zhou, Detai¹ (AUTHOR), Xue, Zongheng¹ (AUTHOR)
Source:	Nuclear Instruments & Methods in Physics Research Section A. May2026, Vol. 1085, pN.PAG-N.PAG. 1p.
Subjects:	Systems on a chip, Accelerator-driven systems, Accelerator magnets, Reliability in engineering, Electricity, Redundancy in engineering, Fault tolerance (Engineering)
Abstract:	Superconducting linear accelerators in Accelerator-Driven Subcritical Systems (ADS) demand very high availability, as unplanned beam trips can endanger the spallation target and reactor. To address reliability and protection needs at the China Initiative Accelerator-Driven Subcritical System (CiADS) facility, we design and validate a System-on-Chip (SoC)-based dual-redundant master controller for magnet power supplies. The controller integrates: (i) an FPGA-resident finite-state-machine (FSM) fast-protection core for superconducting and normal-conducting magnets; (ii) a dual-master hot-standby mechanism; (iii) N +1 current-sharing with module-failure compensation; and (iv) a triggered fault-snapshot pipeline with EPICS integration. Experiments on the HIAF-iLinac testbed show failover of 500 ± 20 ms, seamless switchover with no output disturbance, <30 % CAN-bus utilization, and fault snapshots that match oscilloscope captures. These results indicate that the SoC-based controller meets CiADS protection and redundancy requirements while improving determinism, maintainability, and long-term reliability over conventional PLC/PC architectures, providing a reusable reference design for future megawatt-scale ADS facilities. [ABSTRACT FROM AUTHOR]
	Copyright of Nuclear Instruments & Methods in Physics Research Section A is the property of Elsevier B.V. and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Database:	Engineering Source

Description
Abstract:	Superconducting linear accelerators in Accelerator-Driven Subcritical Systems (ADS) demand very high availability, as unplanned beam trips can endanger the spallation target and reactor. To address reliability and protection needs at the China Initiative Accelerator-Driven Subcritical System (CiADS) facility, we design and validate a System-on-Chip (SoC)-based dual-redundant master controller for magnet power supplies. The controller integrates: (i) an FPGA-resident finite-state-machine (FSM) fast-protection core for superconducting and normal-conducting magnets; (ii) a dual-master hot-standby mechanism; (iii) N +1 current-sharing with module-failure compensation; and (iv) a triggered fault-snapshot pipeline with EPICS integration. Experiments on the HIAF-iLinac testbed show failover of 500 ± 20 ms, seamless switchover with no output disturbance, <30 % CAN-bus utilization, and fault snapshots that match oscilloscope captures. These results indicate that the SoC-based controller meets CiADS protection and redundancy requirements while improving determinism, maintainability, and long-term reliability over conventional PLC/PC architectures, providing a reusable reference design for future megawatt-scale ADS facilities. [ABSTRACT FROM AUTHOR]
ISSN:	01689002
DOI:	10.1016/j.nima.2026.171276