View in EDS PDF Full Text

基于RISC-V 的AES_ll协处理器设计.

Saved in:
Bibliographic Details
Title: 基于RISC-V 的AES_ll协处理器设计.
Alternate Title: Design of AES_ll coprocessor based on RISC-V.
Authors: 韩 进1 shnk123@163.com, 武泽伟1 17805481057@163.com
Source: Computer Engineering & Science / Jisuanji Gongcheng yu Kexue. Jan2026, Vol. 48 Issue 1, p79-88. 10p.
Subjects: Coprocessors, Advanced Encryption Standard, Reduced instruction set computers, Hardware design & construction, Data encryption, Data security
Abstract (English): With the rapid development of computer technology, the volumes of data storage and computation are continuously increasing, making secure, reliable, and efficient data storage and transmission more important than ever. Among various encryption algorithms, the AES algorithm is a widely used symmetric encryption algorithm. The goal of this paper is to improve AES algorithm to make it more suitable for hardware implementation, aiming to reduce hardware area and enhance processing performance. Firstly, this paper proposes a lightweight AES algorithm (AES_ll) and designs four custom instructions based on the RISC-V instruction set architecture to improve the flexibility of the algorithm and reduce costs. Secondly, a dedicated AES_ll coprocessor is designed, and a verification platform capable of randomly generating plaintexts and corresponding ciphertexts is established to ensure the reliability and stability of the AES_ll hardware implementation under different inputs. Finally, synthesis is conducted under a 28 nm process. Experimental results show that the AES_ll coprocessor achieves a throughput rate of up to 2.976 Gbit/s, with an area of approximately 13.97 kgates, offering significant advantages in terms of the throughput-to-area ratio. The design provides an excellent solution for fields with limited resources and high demands for encryption and decryption. [ABSTRACT FROM AUTHOR]
Abstract (Chinese): 随着计算机技术的快速发展,数据的存储及运算量不断增加,安全、可靠且高效的数据存储及 传输愈发重要,在众多加密算法中,AES算法是一种应用广泛的对称加密算法。研究的目标是对AES算 法进行改进,令其更适用于硬件实现,以减小面积并提升处理性能。首先,提出了一种轻量化的AES算法 AES_ll,并基于RISC-V 指令集架构设计了4种自定义指令,以提高算法的灵活性并降低成本。其次,设 计了专用的AES_ll协处理器并建立了一个可随机生成明文和对应密文的验证平台,以确保AES_ll算法 的硬件实现在不同输入下的可靠性和稳定性。最后,在28 nm 工艺下进行了综合,实验结果表明,所设计 的AES_ll协处理器的吞吐率可达到2.976 Gbit/s,面积约为13.97 kgates,在吞吐率和面积比方面占有 显著优势,为资源受限且对加解密有较高需求的领域提供了一种良好的解决方案. [ABSTRACT FROM AUTHOR]
Copyright of Computer Engineering & Science / Jisuanji Gongcheng yu Kexue is the property of Computer Engineering & Science and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Database: Engineering Source
FullText Links:
  – Type: pdflink
Text:
  Availability: 0
Header DbId: egs
DbLabel: Engineering Source
An: 191508603
AccessLevel: 6
PubType: Academic Journal
PubTypeId: academicJournal
PreciseRelevancyScore: 0
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: 基于RISC-V 的AES_ll协处理器设计.
– Name: TitleAlt
  Label: Alternate Title
  Group: TiAlt
  Data: Design of AES_ll coprocessor based on RISC-V.
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AR" term="%22韩+进%22">韩 进</searchLink><relatesTo>1</relatesTo><i> shnk123@163.com</i><br /><searchLink fieldCode="AR" term="%22武泽伟%22">武泽伟</searchLink><relatesTo>1</relatesTo><i> 17805481057@163.com</i>
– Name: TitleSource
  Label: Source
  Group: Src
  Data: <searchLink fieldCode="JN" term="%22Computer+Engineering+%26+Science+%2F+Jisuanji+Gongcheng+yu+Kexue%22">Computer Engineering & Science / Jisuanji Gongcheng yu Kexue</searchLink>. Jan2026, Vol. 48 Issue 1, p79-88. 10p.
– Name: Subject
  Label: Subjects
  Group: Su
  Data: <searchLink fieldCode="DE" term="%22Coprocessors%22">Coprocessors</searchLink><br /><searchLink fieldCode="DE" term="%22Advanced+Encryption+Standard%22">Advanced Encryption Standard</searchLink><br /><searchLink fieldCode="DE" term="%22Reduced+instruction+set+computers%22">Reduced instruction set computers</searchLink><br /><searchLink fieldCode="DE" term="%22Hardware+design+%26+construction%22">Hardware design & construction</searchLink><br /><searchLink fieldCode="DE" term="%22Data+encryption%22">Data encryption</searchLink><br /><searchLink fieldCode="DE" term="%22Data+security%22">Data security</searchLink>
– Name: Abstract
  Label: Abstract (English)
  Group: Ab
  Data: With the rapid development of computer technology, the volumes of data storage and computation are continuously increasing, making secure, reliable, and efficient data storage and transmission more important than ever. Among various encryption algorithms, the AES algorithm is a widely used symmetric encryption algorithm. The goal of this paper is to improve AES algorithm to make it more suitable for hardware implementation, aiming to reduce hardware area and enhance processing performance. Firstly, this paper proposes a lightweight AES algorithm (AES_ll) and designs four custom instructions based on the RISC-V instruction set architecture to improve the flexibility of the algorithm and reduce costs. Secondly, a dedicated AES_ll coprocessor is designed, and a verification platform capable of randomly generating plaintexts and corresponding ciphertexts is established to ensure the reliability and stability of the AES_ll hardware implementation under different inputs. Finally, synthesis is conducted under a 28 nm process. Experimental results show that the AES_ll coprocessor achieves a throughput rate of up to 2.976 Gbit/s, with an area of approximately 13.97 kgates, offering significant advantages in terms of the throughput-to-area ratio. The design provides an excellent solution for fields with limited resources and high demands for encryption and decryption. [ABSTRACT FROM AUTHOR]
– Name: Abstract
  Label: Abstract (Chinese)
  Group: Ab
  Data: 随着计算机技术的快速发展,数据的存储及运算量不断增加,安全、可靠且高效的数据存储及 传输愈发重要,在众多加密算法中,AES算法是一种应用广泛的对称加密算法。研究的目标是对AES算 法进行改进,令其更适用于硬件实现,以减小面积并提升处理性能。首先,提出了一种轻量化的AES算法 AES_ll,并基于RISC-V 指令集架构设计了4种自定义指令,以提高算法的灵活性并降低成本。其次,设 计了专用的AES_ll协处理器并建立了一个可随机生成明文和对应密文的验证平台,以确保AES_ll算法 的硬件实现在不同输入下的可靠性和稳定性。最后,在28 nm 工艺下进行了综合,实验结果表明,所设计 的AES_ll协处理器的吞吐率可达到2.976 Gbit/s,面积约为13.97 kgates,在吞吐率和面积比方面占有 显著优势,为资源受限且对加解密有较高需求的领域提供了一种良好的解决方案. [ABSTRACT FROM AUTHOR]
– Name: AbstractSuppliedCopyright
  Label:
  Group: Ab
  Data: <i>Copyright of Computer Engineering & Science / Jisuanji Gongcheng yu Kexue is the property of Computer Engineering & Science and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract.</i> (Copyright applies to all Abstracts.)
PLink https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=egs&AN=191508603
RecordInfo BibRecord:
  BibEntity:
    Identifiers:
      – Type: doi
        Value: 10.3969/j.issn.1007-130X.2026.01.009
    Languages:
      – Code: chi
        Text: Chinese
    PhysicalDescription:
      Pagination:
        PageCount: 10
        StartPage: 79
    Subjects:
      – SubjectFull: Coprocessors
        Type: general
      – SubjectFull: Advanced Encryption Standard
        Type: general
      – SubjectFull: Reduced instruction set computers
        Type: general
      – SubjectFull: Hardware design & construction
        Type: general
      – SubjectFull: Data encryption
        Type: general
      – SubjectFull: Data security
        Type: general
    Titles:
      – TitleFull: 基于RISC-V 的AES_ll协处理器设计.
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: 韩 进
      – PersonEntity:
          Name:
            NameFull: 武泽伟
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 01
              M: 01
              Text: Jan2026
              Type: published
              Y: 2026
          Identifiers:
            – Type: issn-print
              Value: 1007130X
          Numbering:
            – Type: volume
              Value: 48
            – Type: issue
              Value: 1
          Titles:
            – TitleFull: Computer Engineering & Science / Jisuanji Gongcheng yu Kexue
              Type: main
ResultId 1