View in EDS

Power Supply Noise Aware Amplification in Voltage-Controlled Oscillator and Phase Locked Loop fed MOS Operational Amplifiers.

Saved in:
Bibliographic Details
Title: Power Supply Noise Aware Amplification in Voltage-Controlled Oscillator and Phase Locked Loop fed MOS Operational Amplifiers.
Authors: Karthik, G. V. Teja1 (AUTHOR), Ruthvik, Gogineni1 (AUTHOR), Srikanth Reddy, Meeniga1 (AUTHOR), Das, Naren2 (AUTHOR), Gollapudi, Sai Krishna Santosh1 (AUTHOR), Deb, Debajit1 (AUTHOR) debajitdeb12pec018@gmail.com
Source: Journal of Circuits, Systems & Computers. 10/1/2026, Vol. 35 Issue 17, p1-26. 26p.
Subjects: Phase-locked loops, Operational amplifiers, Voltage-controlled oscillators, Electric noise, Signal filtering, Phase noise
Abstract: This paper investigated the effect of supply noise on Phase-Locked Loop integrated with an operational amplifier, designed and implemented using the 90 nm generic library in Cadence. Effect of supply noise has been analyzed for each analog block of a single-ended operational transconductance amplifier circuit. To ensure minimal impact of supply noise on the current replication mechanism, low noise cascode current mirrors have been employed for biasing the amplifier. The current source of the mirror has been replaced with a diode-connected PMOS to minimize the transfer of supply noise to internal nodes. The input of the first stage operational amplifier is used as the supply for the second stage through low-pass filters. The capacitors in the filters have been replaced with equivalent MOSFETs (switch off mode) to enable low-power operation. This approach has effectively eliminated amplification errors caused by noise. Input AC sources have been substituted with proposed voltage-controlled oscillators to enable DC control and low-power amplifier operation. A supply noise bypass circuit has been proposed, which converts the negative sensitivity of the frequency response to positive sensitivity under high supply noise conditions. A Phase-Locked Loop (PLL) has been designed to ensure that the phase difference remains unaffected by the slow current draw of the inverter blocks in the VCO. This resulted in significantly high amplification, even in the presence of high supply noise. An interesting reduction of RMS jitter (by ∼ 60%) at output PLL node with high package inductance also indicates reduced phase error at higher supply noise. The noise aware PLL fed OP-AMP design has been found to dissipate ∼ 120 μ W power which is significantly smaller with recent low power works with similar input conditions. [ABSTRACT FROM AUTHOR]
Copyright of Journal of Circuits, Systems & Computers is the property of World Scientific Publishing Company and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Database: Engineering Source
FullText Text:
  Availability: 0
Header DbId: egs
DbLabel: Engineering Source
An: 194092380
AccessLevel: 6
PubType: Academic Journal
PubTypeId: academicJournal
PreciseRelevancyScore: 0
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: Power Supply Noise Aware Amplification in Voltage-Controlled Oscillator and Phase Locked Loop fed MOS Operational Amplifiers.
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AR" term="%22Karthik%2C+G%2E+V%2E+Teja%22">Karthik, G. V. Teja</searchLink><relatesTo>1</relatesTo> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Ruthvik%2C+Gogineni%22">Ruthvik, Gogineni</searchLink><relatesTo>1</relatesTo> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Srikanth+Reddy%2C+Meeniga%22">Srikanth Reddy, Meeniga</searchLink><relatesTo>1</relatesTo> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Das%2C+Naren%22">Das, Naren</searchLink><relatesTo>2</relatesTo> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Gollapudi%2C+Sai+Krishna+Santosh%22">Gollapudi, Sai Krishna Santosh</searchLink><relatesTo>1</relatesTo> (AUTHOR)<br /><searchLink fieldCode="AR" term="%22Deb%2C+Debajit%22">Deb, Debajit</searchLink><relatesTo>1</relatesTo> (AUTHOR)<i> debajitdeb12pec018@gmail.com</i>
– Name: TitleSource
  Label: Source
  Group: Src
  Data: <searchLink fieldCode="JN" term="%22Journal+of+Circuits%2C+Systems+%26+Computers%22">Journal of Circuits, Systems & Computers</searchLink>. 10/1/2026, Vol. 35 Issue 17, p1-26. 26p.
– Name: Subject
  Label: Subjects
  Group: Su
  Data: <searchLink fieldCode="DE" term="%22Phase-locked+loops%22">Phase-locked loops</searchLink><br /><searchLink fieldCode="DE" term="%22Operational+amplifiers%22">Operational amplifiers</searchLink><br /><searchLink fieldCode="DE" term="%22Voltage-controlled+oscillators%22">Voltage-controlled oscillators</searchLink><br /><searchLink fieldCode="DE" term="%22Electric+noise%22">Electric noise</searchLink><br /><searchLink fieldCode="DE" term="%22Signal+filtering%22">Signal filtering</searchLink><br /><searchLink fieldCode="DE" term="%22Phase+noise%22">Phase noise</searchLink>
– Name: Abstract
  Label: Abstract
  Group: Ab
  Data: This paper investigated the effect of supply noise on Phase-Locked Loop integrated with an operational amplifier, designed and implemented using the 90 nm generic library in Cadence. Effect of supply noise has been analyzed for each analog block of a single-ended operational transconductance amplifier circuit. To ensure minimal impact of supply noise on the current replication mechanism, low noise cascode current mirrors have been employed for biasing the amplifier. The current source of the mirror has been replaced with a diode-connected PMOS to minimize the transfer of supply noise to internal nodes. The input of the first stage operational amplifier is used as the supply for the second stage through low-pass filters. The capacitors in the filters have been replaced with equivalent MOSFETs (switch off mode) to enable low-power operation. This approach has effectively eliminated amplification errors caused by noise. Input AC sources have been substituted with proposed voltage-controlled oscillators to enable DC control and low-power amplifier operation. A supply noise bypass circuit has been proposed, which converts the negative sensitivity of the frequency response to positive sensitivity under high supply noise conditions. A Phase-Locked Loop (PLL) has been designed to ensure that the phase difference remains unaffected by the slow current draw of the inverter blocks in the VCO. This resulted in significantly high amplification, even in the presence of high supply noise. An interesting reduction of RMS jitter (by ∼ 60%) at output PLL node with high package inductance also indicates reduced phase error at higher supply noise. The noise aware PLL fed OP-AMP design has been found to dissipate ∼ 120 μ W power which is significantly smaller with recent low power works with similar input conditions. [ABSTRACT FROM AUTHOR]
– Name: AbstractSuppliedCopyright
  Label:
  Group: Ab
  Data: <i>Copyright of Journal of Circuits, Systems & Computers is the property of World Scientific Publishing Company and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract.</i> (Copyright applies to all Abstracts.)
PLink https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=egs&AN=194092380
RecordInfo BibRecord:
  BibEntity:
    Identifiers:
      – Type: doi
        Value: 10.1142/S0218126626501458
    Languages:
      – Code: eng
        Text: English
    PhysicalDescription:
      Pagination:
        PageCount: 26
        StartPage: 1
    Subjects:
      – SubjectFull: Phase-locked loops
        Type: general
      – SubjectFull: Operational amplifiers
        Type: general
      – SubjectFull: Voltage-controlled oscillators
        Type: general
      – SubjectFull: Electric noise
        Type: general
      – SubjectFull: Signal filtering
        Type: general
      – SubjectFull: Phase noise
        Type: general
    Titles:
      – TitleFull: Power Supply Noise Aware Amplification in Voltage-Controlled Oscillator and Phase Locked Loop fed MOS Operational Amplifiers.
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: Karthik, G. V. Teja
      – PersonEntity:
          Name:
            NameFull: Ruthvik, Gogineni
      – PersonEntity:
          Name:
            NameFull: Srikanth Reddy, Meeniga
      – PersonEntity:
          Name:
            NameFull: Das, Naren
      – PersonEntity:
          Name:
            NameFull: Gollapudi, Sai Krishna Santosh
      – PersonEntity:
          Name:
            NameFull: Deb, Debajit
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 01
              M: 10
              Text: 10/1/2026
              Type: published
              Y: 2026
          Identifiers:
            – Type: issn-print
              Value: 02181266
          Numbering:
            – Type: volume
              Value: 35
            – Type: issue
              Value: 17
          Titles:
            – TitleFull: Journal of Circuits, Systems & Computers
              Type: main
ResultId 1